(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 16 October 2003 (16.10.2003)

PCT

(10) International Publication Number WO 03/085675 A2

(51) International Patent Classification⁷: G11C 11/34

(21) International Application Number: PCT/JP03/00155

(22) International Filing Date: 10 January 2003 (10.01.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 2002-102640

4 April 2002 (04.04.2002) JP

(71) Applicant (for all designated States except US): KABUSHIKI KAISHA TOSHIBA [JP/JP]; 1-1, Shibaura 1-chome, Minato-ku, Tokyo 105-8001 (JP).


(72) Inventor; and

(75) Inventor/Applicant (for US only): TODA, Haruki [JP/JP]; 105, 111-1, Nishitakenomaru, Naka-ku, Yoko-hama-shi, Kanagawa 231-0852 (JP).

- (74) Agent: ITAMI, Masaru; 301, Daini-Seikoh Bldg., 2-11, Kudan-kita 4-chome, Chiyoda-ku, Tokyo 102-0073 (JP).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: PHASE-CHANGE MEMORY DEVICE



(57) Abstract: A phase-change memory device has a plurality of first wiring lines WL extending in parallel to each other, a plurality of second wiring lines BL which are disposed to cross the first wiring lines WL while being separated or isolated therefrom, and memory cells MC which are disposed at respective cross points of the first wiring lines WLand the second wiring lines BL and each of which has one end connected to a first wiring line WL and the other end connected to a second wiring line BL. The memory cell MC has a variable resistive element VR which stores as information a resistance value determined due to phase change between crystalline and amorphous states thereof, and a Schottky diode SD which is connected in series to the variable resistive element VR.



WO 03/085675

WO 03/085675 A2



Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DESCRIPTION

PHASE-CHANGE MEMORY DEVICE

5 [Technical Field]

This invention relates to an electrically rewritable phase-change memory device (ovonic memory device) which stores a resistance value determined due to a phase change between crystalline and amorphous states of a memory material as information in a non-volatile manner.

[Background Art]

10

15

20

25

Prior known electrically rewritable semiconductor memory devices are generally categorized into volatile memories and nonvolatile memories. Whereas volatile memories include DRAMs and SRAMs, nonvolatile memories include EEPROM flash memories such as those of the NAND or NOR type or the like. The DRAMs and SRAMs are featured by high-speed random accessibility; the flash memories feature large capacity and long-term data retainability. The ones with nonvolatility which are capable of offering high-speed random accessibility also include ferro-electric RAMs using ferroelectric films. In these prior art semiconductor memories, they must have, without fail, transistors for use as the constituent parts or components thereof.

In a cell array configuration which is deemed ideal for use with RAMs, the use of rows and columns of select

signal lines is inevitable as far as the cell array is

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

organized into the form of a row/column matrix. If no wiring lines other than these row/column select lines are formed, then the cell array becomes simpler in configuration; however, in the prior art semiconductor memories, the cell array has been configured with increased complexities as a result of addition of power supply lines and data lines other than the above-noted signal lines. Additionally, memory cells are such that when miniaturization further progresses, it is difficult to maintain the characteristics thereof.

From these viewpoints, cells which utilize the nature of composition matter per se as a data state are expected to become more important in advanced memory technologies of the next generation in near future. As a promising one adaptable for use in such technologies, there has been proposed a phase-change or ovonic memory which utilizes a phase transition between crystalline and amorphous states of a chalcogenide-based glass material. The memory of this type utilizes the fact that a resistance ratio of the amorphous state to the crystalline state of the chalcogenide is as large as 100:1 or more to store therein such different resistance value states as information.

The chalcogenide glass has already been used in rewritable optical disks or else. Here, a difference of the refractivity of chalcogenide due to a phase change is used. This phase change is reversible, and any change can

be controlled by adequately designing the way of heating, wherein the heating technique is controllable by the amount of a current flowing in this material. A trial for memory cells utilizing the feature of this material has been reported (for example, see Jpn. J. Appl. Phys. Vol. 39 (2000) PP. 6157-6161 Part 1, NO. 11, November 2000 "Submicron Nonvolatile Memory Cell Based on Reversible Phase Transition in Chalcogenide Glasses" Kazuya Nakayama et al).

10

15

20

25

5

[Disclosure of Invention]

An object of this invention is to provide a rewritable phase-change memory device which has a preferred cell array configuration and stores resistance value information due to a phase-change in a nonvolatile manner.

A phase-change memory device in accordance with one embodying mode of this invention has a substrate, a plurality of first parallel wiring lines formed above the substrate, a plurality of second parallel wiring lines formed above the substrate to cross the first wiring lines while being electrically insulated therefrom, and a plurality of memory cells disposed at respective crossing points of the first wiring lines and said second wiring lines, each the memory cell having one end connected to the first wiring line and the other end connected to the second wiring line, wherein the memory cell includes a variable resistive element for storing as information a resistance

value determined due to phase-change between crystalline and amorphous states thereof, and a Schottky diode connected in series to the variable resistive element.

5

10

15

20

25

A phase-change memory device in accordance with another embodying mode of this invention has a semiconductor substrate, a plurality of semiconductor layers formed in the semiconductor substrate so that these are arrayed in a matrix form while being partitioned by an element isolation dielectric film, diodes each formed at its corresponding semiconductor layer with a metal electrode as a terminal electrode, the metal electrode being formed at part of a surface of each the semiconductor layer, a plurality of first wiring lines provided to commonly connect the diodes as arrayed in one direction of the matrix, an interlayer dielectric film covering the first wiring lines, metal plugs buried in space portions of the first wiring lines of the interlayer dielectric film and being in ohmic contact with each the semiconductor layer, a chalcogenide layer being formed above the interlayer dielectric film and having its bottom surface in contact with the metal plugs, and a plurality of second wiring lines provided to cross the first wiring lines while being in contact with an upper surface of the chalcogenide layer.

A phase-change memory device in accordance with another embodying mode of this invention has an insulative substrate, a plurality of first wiring lines formed in

parallel with each other above the insulative substrate, memory cells being formed over each the first wiring line so that one end is connected to each the first wiring line, each the memory cell having a stacked structure of a variable resistive element and a diode, the variable resistive element storing as information a resistance value determined due to phase-change between crystalline and amorphous states thereof, and a plurality of second wiring lines formed over the memory cells to commonly connect together the other end portions of the memory cells arrayed in a direction crossing the first wiring lines.

5

10

15

20

25

A phase-change memory device in accordance with another embodying mode of this invention has an insulative substrate and a plurality of memory cell arrays stacked over the insulative substrate, wherein each the memory cell array includes a plurality of first wiring lines extending in parallel with each other, a plurality of memory cells being formed above each the first wiring line in such a manner that one end is connected to each the first wiring line and each comprising a stacked structure of a variable resistive element and a diode, the variable resistive element storing as information a resistance value determined due to phase-change between crystalline and amorphous states thereof, and a plurality of second wiring lines formed above the memory cells to commonly connect the other ends of the memory cells arrayed in a direction crossing the first wiring lines.

[Brief Description of Drawings]

20

Fig. 1 is a diagram showing an equivalent circuit of a cell array in accordance with an embodiment of this invention.

- Fig. 2 is a plan view diagram of same cell array.
 - Fig. 3A is a cross-sectional diagram as taken along line I-I' of Fig. 2.
 - Fig. 3B is a sectional diagram taken along line II-II' of Fig. 2.
- Fig. 3C is a sectional diagram along line III-III' of Fig. 2.
 - Fig. 4 is a sectional diagram of a substrate for explanation of a manufacturing process of the cell array.
- Fig. 5 is a diagram showing an element isolation process step of the same.
 - Fig. 6 is a sectional diagram showing a formation process of diodes and word lines of the same.
 - Fig. 7 is a sectional diagram showing a process for formation of an interlayer dielectric film and for contact formation of the same.
 - Fig. 8 is a sectional diagram showing a metal plug burying process of the same.
 - Fig. 9 is a sectional diagram showing a process for forming a chalcogenide layer and bit lines of the same.
- 25 Fig. 10 is a sectional diagram showing another cell array structure in a way corresponding to Fig. 3A.
 - Fig. 11 is a sectional diagram showing still another

cell array structure in a way corresponding to Fig. 3A.

Fig. 12 is a sectional diagram showing yet another cell array structure in a way corresponding to Fig. 3A.

Fig. 13 is a sectional diagram showing a further another cell array structure in a way corresponding to Fig. 3A.

Fig. 14 is a plan view of another cell array.

Fig. 15A is a sectional diagram along line I-I' of Fig. 14.

Fig. 15B is a sectional diagram along line II-II' of Fig. 14.

Fig. 16 is a sectional diagram showing a word-line formation step in the fabrication process of the cell array.

Fig. 17 is a sectional diagram showing a diode formation process step of the same.

20

25

Fig. 18 is a sectional diagram showing a diode isolation step of the same.

Fig. 19 is a sectional diagram showing a planarization step using an interlayer dielectric film of the same.

Fig. 20 is an equivalent circuit diagram showing a stacked structure example of a cell array with shaped bit lines.

Fig. 21 is an equivalent circuit diagram showing another stacked structure example of a cell array with shaped bit lines.

Fig. 22 is an equivalent circuit diagram showing still another stacked structure example of a cell array with

shaped bit lines.

5

10

15

20

Fig. 23 is a sectional diagram showing a stacked cell array structure corresponding to Fig. 20.

Fig. 24 is a sectional diagram showing a stacked cell array structure corresponding to Fig. 21.

Fig. 25 is a sectional diagram showing a stacked cell array structure corresponding to Fig. 22.

Fig. 26 is a sectional diagram showing a stacked structure of a cell array without shaped wiring lines.

Fig. 27 is an equivalent circuit diagram showing a stacked structure example of a cell array with shared word lines.

Fig. 28 is a sectional diagram showing a stacked cell array structure corresponding to Fig. 27.

Fig. 29 is a diagram showing a configuration of a bit line and word line selecting circuit of the cell array.

Fig. 30 is a diagram showing a basic configuration of a sense amplifier circuit used in the embodiment.

Fig. 31 is a diagram showing a configuration of a sense amplifier circuit in the case of performing four-value storage by means of two-layer stacked cell arrays.

Fig. 32 is a truth value table for explanation of an operation of the sense amplifier circuit of Fig. 30.

Fig. 33 is a truth value table for explanation of an operation of the sense amp circuit of Fig. 31.

Fig. 34 is an equivalent circuit diagram of threelayer stacked cell arrays.

Fig. 35 is a diagram showing a configuration of a sense amp circuit in the case of performing eight-value storage by means of three-layer stacked cell arrays.

Fig. 36 is a truth value table for explanation of an operation of the sense amp circuit of Fig. 35.

5

10

20

25

Fig. 37 is a diagram showing a configuration of a sense amp circuit which is an improved version of the sense amp circuit of Fig. 35.

Fig. 38 is a truth value table for explanation of an operation of the sense amp circuit of Fig. 37.

Fig. 39 is a truth value table for explanation of an operation in the case of applying part of the sense amp circuit of Fig. 37 to four-value storage.

Fig. 40 is an equivalent circuit diagram of a four-15 layer stacked cell arrays.

Fig. 41 is a truth value table for explanation of an operation in the case of applying the sense amp circuit scheme of Fig. 35 to sixteen-value storage using four-layered stacked cell arrays.

Fig. 42 is a diagram showing a configuration of a sense amp circuit preferable for 16-value storage by means of four-layer stacked cell arrays.

Fig. 43 is a truth value table for explanation of a 16-value storage operation using the sense amp circuit of Fig. 42.

Fig. 44 is a diagram showing another sense amp circuit scheme for avoidance of degeneration or degeneracy.

9

Fig. 45 is a diagram showing a sense amp circuit scheme preferable for degeneracy avoidance.

5

10

15

20

25

Fig. 46 is a diagram showing a pulse generation circuit in the case of 4-value storage by means of a two-layer stacked cell arrays.

Fig. 47 is a diagram showing write pulses owing to the write pulse generation circuit.

Fig. 48 is a diagram showing a practically implemented configuration of the write pulse generator circuit.

Fig. 49 is a diagram showing write pulses (with degeneracy) of 8-value data by means of three-layer stacked cell arrays.

Fig. 50 is a diagram showing 8-value data write pulses (without degeneracy) by means of three-layer stacked cell arrays.

Fig. 51 is a diagram showing a configuration of a write circuit for generation of the write pulses of Fig. 50.

Fig. 52 is a diagram showing write pulses in the case of applying the write pulse scheme of Fig. 50 to 4-value data writing.

Fig. 53 is a diagram showing a configuration of a write circuit for generation of the write pulses of Fig. 52.

Fig. 54 is a diagram showing 16-value data write pulses by means of four-layer stacked cell arrays.

Fig. 55 is a diagram showing a configuration of a write circuit for generation of the write pulses of Fig. 54.

Fig. 56 is a diagram for explanation of a relationship

of a write/read scheme of phase-change memory cells versus power consumption due to data.

Fig. 57 is a diagram showing a configuration of a pulse voltage booster circuit for selectively voltage-raising or "boosting" write pulses.

5

10

15

20

25

Fig. 58 is a waveform diagram for explanation of a boost operation of the pulse booster circuit.

Fig. 59 is a diagram showing a cell block structure for data search facilitation of four-layered cell arrays.

Fig. 60 is a diagram showing a configuration of a bit line selector circuit of a cell block.

Fig. 61 is a diagram showing a configuration of a word line selector circuit of the cell block.

Fig. 62 is a diagram for explanation of a first data search mode of a cell block.

Fig. 63 is a diagram for explanation of a second data search mode of the cell block.

Fig. 64 is a diagram for explanation of a third data search mode of the cell block.

Fig. 65 is a diagram showing a configuration of a preferable write circuit of the cell block.

Fig. 66 is a diagram showing write pulse waveforms by means of the same write circuit.

Fig. 67 is an equivalent circuit showing a memory cell arrangement of another multiple-value phase-change or "ovonic" memory.

Fig. 68 is a diagram showing write pulses of the

memory cell.

5

20

25

Fig. 69 is a plan view of the memory cell array.

Fig. 70 is a sectional diagram along I-I' of Fig. 69.

Fig. 71 is an equivalent circuit showing a memory cell configuration of another multi-value ovonic memory.

Fig. 72 is a sectional diagram showing a structure with multi-value storage cell of Fig. 71 stacked.

Fig. 73 is an equivalent circuit of the stacked structure.

Fig. 74 is a sectional diagram showing another structure with the multi-value storage cell of Fig. 71 stacked.

[Embodiments]

An explanation will be given of embodiments of this invention below.

Fig. 1 shows a cell array of a phase-change memory in accordance with an embodiment, with respect to a 3×3 cell matrix. A plurality of first wiring lines (referred to as word lines hereinafter) WL are provided in parallel, and a plurality of second wiring lines (referred to hereinafter as bit lines) BL are provided to cross over the first lines. Memory cells MC are laid out at the respective crossing points of these lines. The memory cell MC is a seriesconnection circuit of a variable resistive element VR and a diode SD. The variable resistive element VR is formed of chalcogenide and is operable to store therein a resistance

value determined due to a phase transition between its crystalline and amorphous states as information in a nonvolatile manner.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Although the diode SD is a Schottky diode in the case of this embodiment, a pn-junction diode is alternatively usable. One end of the memory cell MC is connected to a bit line BL, and the other end is connected to a word line WL. Although in the drawing the diode SD is such that the word line WL side is an anode, it is also possible to reverse the polarity of diode SD because what is required here is to obtain the cell selectivity based on a voltage potential relationship of the word line WL versus the bit line BL. Further, it is also possible to change the position of the diode SD and the variable resistive element VR.

As previously stated, data is to be stored as the significance of a resistance value of the resistive element VR of each memory cell MC. For instance, in a non-select state, let all the word lines WL be set at "L" level while setting all the bit lines BL at "H" level. One example is that "H" level is equal to 1.8V and "L" is 0V. In this nonselect state, the diodes SD of all memory cells MC are in a reverse-bias state and thus are in an off-state; thus, no currents flow in the resistive elements VR. Considering the case of selecting a centrally located memory cell MC of the cell array of Fig. 1, which is surrounded by broken lines, let a selected word line WL at "H" while setting a

selected bit line BL at "L". Whereby, at the selected cell, its diode SD becomes forward-biased allowing a current to flow therein.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

The amount of a current flowing in the selected cell at this time is determined by the phase of the chalcogenide constituting the resistive element VR; thus, it is possible to read two-value or binary data by detecting whether the current amount is large or small. Also note that it is possible to permit creation of a phase transition in the chalcogenide of the resistive element VR by making higher the "H" level potential of the selected word line to thereby likewise increase the current amount and then utilizing the heat-up of a cell portion due to this current, by way of example. Thus, it is possible to select a specific cell in the cell array and then rewrite information of such cell.

In this way, in the cell array of this embodiment, access is performed only by potential level setup of a single word line WL and a single bit line BL. Although in the case of a transistor provided for cell selection a signal line for selecting the gate of the transistor is required within the cell array, no such signal line is necessary in this embodiment. In addition, in view of the fact that diodes are inherently simpler in structure than transistors, the cell array becomes more simplified in configuration owing to a decrease in requisite number of signal lines in combination with the simple diode structure

advantage, thus enabling achievement of higher integration of the cells.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Regarding the diode SD used for cell selection, the use of a Schottky diode in particular results in that many effects are obtained. First, unlike pn-junction diodes, the Schottky diode is a majority carrier device so that accumulation of minority carriers hardly occurs in any way, thereby enabling high-speed accessing. Second, both the cell array configuration and the manufacturing or fabrication process thereof become simplified because there is no need to form any pn junctions. Third, whereas pn junctions are faced with problems as to unwanted changes in characteristics due to temperatures, Schottky junctions are stable against temperatures.

Although in the above operation explanation one specific case for controlling the potential levels of word lines WL and bit lines BL to thereby perform resistance value detection (data read) of the chalcogenide making up the resistive element VR and also the phase-change control (data rewrite) was indicated, read and rewrite may also be performed by controlling the levels of currents flowing in the word lines WL and bit lines BL. These voltage control scheme and current control scheme are different from each other in energy being given to the chalcogenide during reading of the resistance value. This can be said because the chalcogenide is high in resistance value in its amorphous state and low in resistance in the crystalline

state thereof. More specifically, when letting the resistance of chalcogenide be represented by R, the power to be generated in the chalcogenide becomes equal to v^2/R if the voltage potential control is employed, and is given as iR^2 if the current control is used. Due to this, the both schemes are different in influence upon a phase change of a temperature change of the chalcogenide being presently subjected to resistance detection. Accordingly, either one scheme may be chosen by taking account of the cell structure and/or the stability as given to the chalcogenide's phase state.

5

10

15

20

25

An explanation will next be given of several examples each of which actually arranges the cell array of Fig. 1 as a semiconductor integrated circuit. Fig. 2 illustrates a plan view of a cell array of one example of them; Figs. 3A, 3B and 3C show its cross-sections as taken along lines I-I', II-II' and III-III' of Fig. 2, respectively.

In the case of this embodiment, a substrate 10 is a p-type silicon substrate having its surface portion in which an n-type silicon layer 12 is formed, which is partitioned by an element isolation dielectric film 11 in units of respective memory cell areas. With respect to a plurality of n-type silicon layers 12 which are aligned in one direction, word lines (WL) 21 that are formed of a metal film are continuously formed so that these are offset to one side of the surface thereof. Each Schottky diode SD is formed with the word line 21 as an anode electrode

(Schottky electrode), and with the n-type silicon layer 12 as a cathode layer. Note however that the metal film making up the word lines WL and Schottky junctions may be separate ones; for example, it is also possible to form patterned metal films for constructing the Schottky junctions only in the respective cell areas and then perform word-line formation in such a manner as to commonly connect them together.

5

10

15

20

25

The plane on which the word lines 21 are formed is planarly covered with an interlayer dielectric film 22.

And, at space portions between the word lines 21 of this interlayer dielectric film 22, contact holes are defined which reach the n-type silicon layers 12: at these portions, metal plugs 23 for use as the cathode electrodes of diodes SD are buried. From the contact holes with the metal plugs 23 buried therein, an impurity is pre-diffused into the n-type silicon layers 12 whereby n*-type layers 26 are formed, which are for obtaining good ohmic contact.

Further on the interlayer dielectric film 22 with metal plugs 23 planarly buried therein, a chalcogenide layer 24 is formed; on this layer, bit lines (BL) 25 formed of a metal film are formed. Portions (meshed regions in Figs. 3A and 3B) at which the buried metal plugs 23 of the chalcogenide layer 24 oppose the bit lines 25 become phase-change regions (i.e. variable resistive elements) VR which actually function as the cell regions.

A fabrication process of such the cell array will be

explained with reference to Figs. 4 to 9, while giving attention to the cross-section (I-I' cross-section) of Fig. 3A. Fig. 4 shows a wafer with an n-type layer 12 formed at a surface portion of the p-type silicon substrate

WO 03/085675

isolation trench.

5

10

25

PCT/JP03/00155

10. With respect to this wafer, the element isolation dielectric film 11 is formed and buried as shown in Fig. 5, thus obtaining the state that island-like n-type silicon layers 12 are laid out in a matrix form. Practically, for example, form in an element isolation area an element isolation trench which reaches the p-type silicon substrate 10; then, form the element isolation dielectric film 11 by

Thereafter, as shown in Fig. 6, deposit a metal film

15 such as aluminum or else; then, perform patterning to

thereby form the word lines 21. The word lines 21 are

formed into a pattern so that each is offset in position to

one side of its associative n-type silicon layer 12,

resulting in the Schottky diode SD being formed between it

20 and the word line 12.

a method of burying a silicon oxide film in this element

Next, as shown in Fig. 7, form a flat or planar interlayer dielectric film 22 to cover the word lines 21; then, form in this interlayer dielectric film 22 contact holes 31 for exposing the cathode-side terminate end portion of each n-type silicon layer 12. And, as shown in Fig. 8, after having formed n⁺-type layers 26 by performing ion implantation through the contact holes 31, bury metal

plugs 23 for use as cathode electrodes in the contact holes 31.

WO 03/085675

10

15

20

25

PCT/JP03/00155

Next, as shown in Fig. 9, form the chalcogenide layer 24 on the interlayer dielectric film 22 in which the metal plugs 23 are buried; further, form thereon bit lines 25 by a metal film. As previously stated, the portions in the chalcogenide layer 24 whereat the bit lines 25 oppose the metal plugs 23 become the resistive elements VR for use as the real cell regions.

In the case of this embodiment, it is possible to form the word lines 21 and the metal plugs 23 with a pitch of 3F, where F is the minimum device-feature size, in the longitudinal direction of the bit lines 25 while forming the bit lines 25 and metal plugs 23 with a pitch of 2F in the longitudinal direction of the word lines 21. Thus, a unit cell area becomes equal to $6F^2$.

Although in the above example the chalcogenide layer 24 is formed on an entire upper surface of the interlayer dielectric film 22, patterning may be done while letting this be left in the cell regions only. A cross-sectional structure of a cell array in such case is shown in Fig. 10 in a way corresponding to Fig. 3A. The chalcogenide layer 24 shown herein is removed while leaving the portions which become the variable resistive elements VR that are phase-change layers required for the cells, with an interlayer dielectric film 32 buried around the periphery of such portions. With such an arrangement, the resulting

resistive elements VR become in the state with the lack of any spreading resistance whereby a resistance ratio of the

crystalline state and the amorphous state and a thermal

PCT/JP03/00155

conductivity ratio become greater.

WO 03/085675

5

10

15

20

25

An exemplary cell array cross-section structure using pn-junction diodes in place of the Schottky diodes is shown in Fig. 11 in a way corresponding to Fig. 3A. Form a ptype layer 33 in the n-type silicon layer 12 of the region in which a word line 21 is formed; then, let the word line 21 be come into contact with this p-type layer 33. Whereby, the cell array using the pn-junction diodes is obtained.

The examples stated up to here are such that the ntype silicon layer 12 of each element region is isolated by a pn junction from the others. In contrast to this approach, it is also possible to set each n-type silicon layer 12 in an insulatively separated "floating" state. Fig. 12 shows a cell array cross-section structure of such example in a way corresponding to Fig. 3A. The n-type silicon layer 12 is buried with a silicon oxide film 34 at its bottom portion and thus is isolated from the p-type silicon substrate 10. Practically, this type of structure is obtained by use of the so-called SOI wafer having a silicon layer which overlies a silicon substrate and which is isolated therefrom by a silicon oxide film. With the use of this structure, excellent characteristics are obtainable which are free from any leakage between respective cells.

PCT/JP03/00155 **WO** 03/085675

The diode SD may alternatively be reversed in polarity as has been described previously: Fig. 13 shows a cell array cross-section structure of such an example in a way corresponding to Fig. 3A. In this example, a diode SD that makes up the Schottky junction between a metal plug 23 and an n-type silicon layer 12 is formed. A word line 21 and the n-type silicon layer 12 are such that an n⁺-type layer 26 is formed at this portion to let them be in ohmic contact. The same goes with the case of a pn-junction 10 diode.

5

15

20

25

Note here that although in the embodiments to be discussed later an explanation will be given exclusively relative to the case of employing Schottky diodes with the word-line side as the anode, various modifications such as those which have been explained in Figs. 10 to 13 are possible in the later-described embodiments also.

Fig. 14 depicts a plan view of another cell array configuration which realizes the cell array of Fig. 1; Figs. 15A and 15B are its cross-sectional views as taken along lines I-I' and II-II', respectively. In this embodiment, an electrically insulative or dielectric substrate is used to arrange thereon the intended cell In the example of this figure of drawing, a silicon array. substrate 40 having its surface covered with a silicon oxide film 41 is used as the dielectric substrate. Above this substrate, word lines (WL) 42 formed of a metal film are formed, wherein portions interposed between the word

ines 42 are made flat or planarized after an interlayer

PCT/JP03/00155

lines 42 are made flat or planarized after an interlayer dielectric film 43 is buried therein.

WO 03/085675

5

10

15

20

25

On the word lines 42, n-type polycrystalline silicon layers 44 which are isolated in units of respective cell regions are formed so that diodes SD are made each of which forms a Schottky junction between a word line 42 and layer 44. An n⁺-type layer 45 is formed at a surface of each n-type silicon layer 44, and an ohmic electrode (cathode electrode) 46 is formed and connected thereto. An interlayer dielectric film 47 is buried and planarized around the periphery of Schottky diodes. A chalcogenide layer 48 is formed to overlie it; further, on this layer, bit lines (BL) 49 of a patterned metal film are formed.

In the case of this embodiment also, the regions in the chalcogenide layer 48 with the bit line 49 opposing the ohmic electrodes 46 become variable resistive elements VR which are the real cell regions (phase change areas), thus constituting the cell array of Fig. 1.

Figs. 16-19 show some major steps of a manufacturing process while giving attention to the cross-section of Fig. 15A. As shown in Fig. 16, form word lines 42 on the substrate through deposition and patterning of a metal film. Thereafter, bury an interlayer dielectric film 43 at every portion between adjacent ones of the word lines 42. This process may be reversed in order. More specifically, a damascene method may be used, which includes the steps of first depositing the interlayer dielectric film 43, forming

therein wiring line grooves, and burying the word lines 42 in these wiring grooves.

5

10

15

20

25

Next, as shown in Fig. 17, form an n-type polycrystalline silicon layer 44, and, after having formed an n*-type layer 25 in its surface portion, further form an ohmic electrode film 46. Whereby, diodes SD, each of which has a Schottky junction between the n-type layer 44 and word line 42, are formed. Subsequently as shown in Fig. 18, etch by lithography and RIE the part that covers from the electrode film 46 up to the n-type silicon layer 44 in such a way that it is left with an island like pattern in each cell area. Whereby, the resultant structure becomes in such a state that Schottky diodes SD are disposed at intervals on the word lines 42.

Thereafter, as shown in Fig. 19, an element isolation dielectric film 47 is planarly buried around the Schottky diodes SD. Subsequently, as shown in Figs. 15A-B, deposit a chalcogenide layer 48; further, form bit lines 49 thereon.

According to this embodiment, since the diodes are formed above the word lines, it is possible to lessen a unit cell area of the cell array when compared to the previous embodiments. More specifically, the unit cell area becomes $4F^2$ as a result of formation of the word lines WL with the line/space=1F/1F and also formation of the bit lines with the same line/space=1F/1F.

Additionally in the case of this embodiment, the cell array is formed on or above the dielectric substrate by

film deposition and patterning; thus, it is also possible to reverse the up/down or vertical relationship of the diodes SD and the resistive elements VR. Further, it is also readily achievable to stack cell arrays into the form of a multilayered structure by repeated execution of the

WO 03/085675

film deposition and patterning.

5

10

15

20

25

PCT/JP03/00155

A detailed explanation will be given of an embodiment for achievement of the multilayered cell arrays below.

Figs. 20-22 illustrate, in an equivalent circuit that takes aim at one bit lone BL, examples which have two cell arrays MAO, MA1 stacked with shared bit lines BL, with respect to three forms which are made different in layout relationship of respective elements.

In Fig. 20, a memory cell MC configuration which connects the anodes of diodes SD to word lines WL with variable resistive elements VR disposed on the bit-line BL side is arranged to include upper and lower cell arrays MAO, MA1 while letting them share the bit line BL shown herein. In this figure, arrows are used to indicate the directions of cell currents when cells of the upper and lower cell arrays are selected.

In Fig. 21, an example shown herein is different from that of Fig. 20 in the upper cell array MA1. More specifically, the lower cell array MA0 employs a memory cell MC configuration which connects the anodes of diodes SD to word lines WL with variable resistive elements VR disposed on the bitline BL side. In contrast, the upper

cell array MA1 uses a memory cell MC arrangement which connects the cathodes of diodes SD to the bit line BL with variable resistive elements VR laid out on the word-line WL side. This example is similar to that of Fig. 20 in that the upper and lower cell arrays MAO, MA1 share the bit line BL.

5

10

15

20

25

An example of Fig. 22 is such that the layout of diodes SD and resistive elements VR is inverse to that of Fig. 20. Specifically, a memory cell MC configuration is used which connects the cathodes of diodes SD to the bit line BL while letting resistive elements VR be disposed on the word-line WL side, thus configuring the upper and lower cell arrays MAO, MAI with the bit line BL shared thereby. Both the examples of Fig. 21 and Fig. 22 are the same in cell current flow directions.

In either one of the examples of Figs. 20-22, let bit lines BL be set at "H" level (for example, 1.8V) while setting word lines WL at "L" level (e.g. 0V) in a nonselect state. And, with respect to one of the upper and lower cell arrays MAO, MA1, if setting a selected word line at "H" level and a selected bit line BL at "L" level, then the diodes do not become forward-biased in the other cell array; thus, it becomes also possible to provide access to the upper and lower cell arrays MAO, MA1 in a way independent of each other.

Figs. 23-25 show the stacked structures of the cell arrays MAO, MA1 of Figs. 20-22, respectively. In these

figures, the same reference numerals are used at parts or components corresponding to those of Fig. 15A, which numerals are distinguished between the lower and upper cell arrays by addition of suffixes "a", "b" thereto. In Fig. 23, the structure of a lower cell array MAO is the 5 same as that of Fig. 15A. An upper cell array MA1 is stacked over this lower cell array MAO in such a way as to share bit lines 49 at its uppermost part. The upper cell array MA1 is opposite in film stack/lamination order to the lower cell array MAO, and a chalcogenide layer 48b is 10 formed on the bit lines 49. Sequentially stacked thereon are an ohmic electrode film 46b, an n-type silicon layer 44b with an n'-type layer 45b formed at its bottom, and word lines 42b.

In Fig. 24 also, a lower cell array MAO is the same as that of Fig. 15A. The film stack order of an upper cell array MAI to be stacked or multilayered above it is different from that of Fig. 23. More specifically, an n-type silicon layer 44b with an n⁺-type layer 45b formed at its bottom and a metal film 46b are formed and stacked above a bit line 49, thus making up a diode SD. Unlike the ohmic electrode 46b of Fig. 23, the metal film 46b of Fig. 24 forms a Schottky junction between it and the n-type silicon layer 44b. And, on the diode SD thus formed, a chalcogenide layer 48b is formed; further, word lines 42b are formed thereon.

15

20

25

In Fig. 25, a lower cell array MAO shown is opposite

to that of Fig. 15A in layer-stack order of diodes SD and resistive elements VR. First formed on a plane in which word lines 42a are buried is a chalcogenide layer 48a which constitutes the resistive elements VR. Formed thereon are a metal film 46a and an n-type silicon layer 44a to thereby form a Schottky junction between it and the metal film 46a. An n*-type layer 45a is formed at an upper surface of the n-type silicon layer 44a, and a bit line 49 is formed to be in contact with this layer. Formed above the bit line 49 is an upper cell array MAl which is similar in layer-stacked structure to that of Fig. 23.

5

10

15

20

25

Although the ones shown by the equivalent circuits of Figs. 20 to 22 and their corresponding cross-sectional structures of Figs. 23-25 are arranged so that the cell arrays are stacked with shared bit lines, it is also possible to simply stack the upper and lower cell arrays without sharing any bit lines. Fig. 26 shows an example of such stacked cell arrays. This is the one that the cell array structure shown in Fig. 15A is repeatedly stacked with an interlayer dielectric film 51 sandwiched between adjacent cell arrays. The lower cell array MAO and the upper cell array MA1 are in the state that these are electrically separated from each other. In this way, if the electrically completely isolated cell arrays are stacked, then it is possible to freely select the diode polarity and voltage potential relationship between the upper and lower cell arrays.

Further, it is also possible to design the upper and lower cell arrays so that these are stacked with shared word lines. Fig. 27 shows an equivalent circuit of such an example in which word lines WL of the lower cell array MAO and upper cell array MAI are commonly used or shared. As the vertically neighboring cell arrays which are stacked while sharing the word lines or bit lines are such that the bit lines or word lines are independent, it is possible to access them simultaneously. Owing to this, the cell array assembly which shares the word lines or the bit lines expands in applicability and becomes effective for use in multiple-value memories or the like. This point will be described later. In the figure, every cell current of the upper and lower cell arrays upon selection of a shared word line WL is indicated by arrow.

5

10

15

20

25

Fig. 28 is a sectional diagram showing a stacked structure of the cell arrays MAO, MAI. In this figure also, at portions which correspond to those of Fig. 15A, the same numerals are used which are distinguished by addition of "a", "b" between the lower and upper cell arrays. First, on a silicon substrate 40 covered with a silicon oxide film 41, a plurality of bit lines (BLO) 49a are formed and disposed. Gap spaces between the bit lines 49a are buried with an interlayer dielectric film. Formed thereon is a chalcogenide layer 48a.

Diodes SD are formed above the chalcogenide layer 48a in such a manner that these are placed at intervals to

overlie respective bit lines 49a. More specifically, through patterning of a film which consists of a lamination of an ohmic electrode 46a, n⁺-type silicon layer 45a and n-type silicon layer 44a, the main body of a Schottky diode SD is made up of n-type silicon film 44a. The periphery of the diode main body is buried with an interlayer dielectric film and thus planarized.

5

10

15

20

25

And, word lines (WL) 42 are formed which become the anode electrodes of diodes SD and commonly connect the diodes SD together in a direction crossing the bit lines. In brief, Schottky junction is formed between a word line 42 and its associative n-type silicon layer 44a. Note here that in order to form a more preferable Schottky diode SD, a metal film which is in Schottky contact with the n-type silicon layer 44a may be separately formed in addition to the word line 42.

Spaces between the word lines 42 are buried with an interlayer dielectric film and then made flat. And, on this film, a Schottky diode SD is formed by patterning of a film with a lamination of an n-type silicon layer 44b, n⁺-type silicon layer 45b and ohmic electrode 46b. A Schottky junction is formed between a word line 42 and its associated n-type silicon layer 44b. The periphery of diode SD is buried with an interlayer dielectric film and planarized; further, a chalcogenide layer 48b is formed thereon. Bit lines (BL1) 49b are formed by patterning on the chalcogenide layer 48b.

With the above-noted procedure, it is possible to stack the cell arrays MAO, MAI over each other while letting them share the word lines WL. Although in Figs. 27 and 28 one specific example is shown in which the layer-stack order of the diodes SD and resistive elements VR are reversed between the lower and upper cell arrays MAO, MAI, these may alternatively be the same in stack order as each other. Additionally, the stack order of the resistive elements VR and diodes SD may also be reversed within each cell array MAO, MAI. More specifically, in such an access scheme that a selected word line WL is set at "H" level, and a selected bit line BL at "L" level, the stack order of diodes SD and resistive elements VR may be freely designed, as far as the diodes SD are disposed to have the polarity

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

When combining together the previously explained scheme for stacking the cell arrays with the shared bit lines and the scheme for stacking the cell arrays with the shared word lines, it is possible to mount and pile up the cell arrays into the form of a multilayer of more than three layers while sharing the word lines and bit lines between the vertically neighboring cell arrays, which in turn makes it possible to obtain an extra large capacity of memory with a three-dimensional (3D) structure.

with the word-line WL side becoming the anode in both the

upper and the lower cell arrays.

Note that any one of the stacked cell array structures shown in Figs. 23-26 and 28 is capable of forming both the

bit lines and the word lines with the line/space of 1F/1F.

Thus it is possible to achieve higher integration densities of the cell arrays. The same goes with the case of stacking cell arrays of more than three layers as will be described later.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Fig. 29 shows an exemplary configuration of a selection circuit 50 which is for transferring positive logic pulses and negative logic pulses toward the word lines WL and the bit lines BL of a cell array respectively during data reading or writing. The selection circuit 50 has a PMOS transistor QP1 which is driven by a select signal /WS during reading for connecting a word line WL to a high voltage power supply line WPS, and an NMOS transistor QNO that is driven by a select signal BS for connecting a bit line BL to a low voltage power supply line BPS. The selector circuit 50 also has a reset-use NMOS transistor QN1 and a reset-use PMOS transistor QPO which are for holding word lines WL at a low level and bit lines BL at a high level when they are not selected.

The select signals /WS, BS are such outputs of address decoders as to be /WS="H", BS="L" in the nonselect state.

Accordingly, in the nonselect state, the select transistors QP1, QN0 are in an off-state and the reset transistors QN1, QP0 are in an on-state so that the word lines WL are held at "L" level of Vss and the bit lines BL are at "H" level of Vcc. When becoming in a select state, the reset transistors QN1, QP0 turn off and the select transistors

QP1, QN0 turn on. During data reading, the word line WL and bit line BL are connected to the high voltage power supply line WPS and low voltage power supply line BPS, respectively, as shown in the figure of drawing. Suppose that the high voltage power supply line WPS and low voltage power supply line BPS are given "H" level (e.g. Vcc=1.8V) and "L" level (e.g. Vss=0V), respectively. Whereby, a read current flows in the memory cell MC in accordance with the on-state periods of the select transistors QP1, QN0.

5

10

15

20

25

Fig. 30 shows a basic configuration of a sense amplifier (SA) circuit 100 adaptable for use with the cell array in accordance with this invention. This shows it as an exemplary configuration preferable for development to a sense amplifier scheme in the case of realizing multiple-value storage as will be described later. The sense amp circuit 100 shown in Fig. 30 is a current detection type sense amp, which is configured to include resistors RO, R1 which are the elements for converting a current flowing in a selected cell into a voltage, a dummy cell DMC, resistors rO, r1 for converting a current flowing in this dummy cell DMC to a voltage, and operational amplifiers OPO, OP1.

When a certain word line WL in the cell array is selected by the select PMOS transistor QP1 which is driven by the select signal /WS that is an output of a row address decoder, the selected word line WL is connected to the high voltage power supply line WPS through a signal line WP and the resistor R1. A bit line BL is selected by the select

NMOS transistor QNO being driven by a select signal BS that is an output of a column address decoder, and is then connected to the low voltage power supply line BPS through a signal line BP and the resistor RO.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

The dummy cell DMC which is equivalent to a memory cell MC is made up of a dummy diode DSD and a dummy resistive element DVR and is expected to have an intermediate resistance value midway between the resistance values of binary data of the memory cell MC. One end of the dummy cell DMC is connected to the high voltage power supply line WPS through the PMOS transistor QP2 and via the resistor rl. The PMOS transistor QP2 is a dummy element of the select PMOS transistor QP1 and is driven to a normally-on state in any events. The other end of the dummy cell DMC is connected to the low voltage power supply line BPS through the NMOS transistor QN2 and via the resistor r0. The NMOS transistor QN2 is a dummy element of the select NMOS transistor QN0 and is driven to a normally-on state in any events.

The sense-amp main body is composed of two operational amplifiers OPO, OP1. The opamp OPO has a non-inverting input terminal to which a voltage of an output "b" of an appropriate intermediate tap of the resistor RO is input and also has an inverting input terminal to which a voltage of a connection node of the resistor rO and NMOS transistor QN2 is input. The opamp OP1 has an inverting input terminal to which a voltage of an output "w" of an

intermediate tap of the resistor R1 is input and a noninverting input terminal to which a voltage of a connection node of the resistor r1 and PMOS transistor QP2 is input.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

An operation of the sense amplifier circuit 100 thus arranged will be explained below. As previously stated, in the nonselect state, the word lines WL are held at "L" level, and the bit lines BL stay at "H" level. At the time of selection, the word line select signal /WS becomes at "L", and the bitline select signal BS becomes "H". And, assuming that the high voltage power supply line WPS is given "H" level=Vcc and the low voltage power supply line BPS is given "L" level=Vss, a cell current flows in a selected memory cell MC.

Practically, suppose that the relationship of the resistors RO, R1, rO, rl is established so that a resistance value of the resistor RO of from the intermediate tap of the voltage output b toward the opamp OPO up to the terminal BPS is the same as the resistor rO and, similarly, a resistance value of the resistor R1 of from the intermediate tap of the voltage output "w" toward the opamp OP1 up to the terminal WPS is the same as the resistor r1, by way of example. If the selected cell is in a high resistance state (hereinafter, let this be regarded as data "O") and if the cell current is less than the current flowing on the dummy cell DMC side, then both outputs of the opamps OPO, OP1 become "L". To the contrary, if the selected cell is in a low resistance state (let this

be data "1" hereinafter) and when a current flows which is greater than the current flowing on the dummy cell DMC side, the both outputs of the opamps OPO, OP1 become "H". To be brief, based on the logic shown in Fig. 32, it is possible to perform determination or judgment of data "0", "1".

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

It should be noted that the configuration of the sense amp circuit 100 of Fig. 30 is the one that takes into consideration the multi-value storage to be later described: in the case of considering the above-stated twovalue or binary storage only, only either one of the opamps OPO, OP1 may be used. Alternatively, it is also possible to reverse the connection relationship of the inverting input terminal and non-inverting input terminal of any one of the opamps OPO, OP1. The result of this is that the outputs of two opamps OPO, OP1 are such that one becomes "H" and the other becomes "L" in accordance with the binary Accordingly, if an opamp which inputs these two data. opamp outputs is further prepared, it is possible to obtain a sense output with the data "0", "1" corresponding to "H", "L".

An explanation will next be given of the case where multi-value storage is performed by the stacked two-layer cell arrays MAO, MA1 with the shared word lines WL as has been explained in Figs. 27 and 28. The multivalue storage utilizes a combination of four possible data states of two memory cells which are accessed simultaneously between two cell arrays MAO, MA1. A sense amplifier circuit 100 for

use with four-value storage, which is a developed or extended version of the circuit scheme of Fig. 30, is shown in Fig. 31.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

The sense amplifier circuit 100 of Fig. 31 is the same as that of Fig. 30 in arrangement of the part including the current-to-voltage conversion resistors R0, R1, r0, r1 and opamps OPO, OP1 with respect to a memory cell MCO and a dummy cell DMCO that are selected by a bit line BLO of the lower cell array and the shared word line WL. Regarding a memory cell MC1 to be selected by the shared word line WL and a bit line BL of the upper cell array also, a similar arrangement is used while letting the wordline WL side circuitry be shared by the lower cell array.

A bit line BL1 on the upper cell array side is connected to the low voltage power supply line BPS through a select NMOS transistor QN3 and also via a signal line BP1 and a resistor R2. In addition, a dummy cell DMC1 is connected via resistors r2, r1 between the low voltage power supply line BPS and the high voltage power supply line WPS, and an operational amplifier OP2 is prepared. The operational amplifier OP2 has an inverting input terminal to which a connection node of the resistor r2 and a dummy NMOS transistor QN4 is connected and a non-inverting input terminal to which a voltage output "b1" of an intermediate tap of the resistor R2 is input.

With such the configuration of sense amp circuit 100, it is possible to determine or judge four-value data by

combination of the data states "0", "1" of the memory cell MC1 of the upper cell array and the data states "0", "1" of the memory cell MC0 of the lower cell array, which cells are selected simultaneously. In Fig. 31, there is shown the behavior of cell currents Ic0, Ic1 which flow in the memory cells MC0, MC1 when the shared word line WL is selected while the bit lines BL0 and BL1 are selected. An upside column of the truth value table shown in Fig. 33 indicates a combination of the data states "0", "1" of the memory cell MC1 and the data states "0", "1" of the memory cell MC1 and the data states "0", "1" of the memory cell MC0.

5

10

15

20

25

For data "00" (namely, the memory cells MC1, MC0 are both at "0" (high resistance state)), an output OUT1 of the operational amplifier OP1 is at "L". While outputs OUTO, OUT2 of operational amplifiers OP0, OP2 are both at "L", these are not required for use during data determination and, for this reason, indicated by "-". This will be applied similarly in the explanation below. At the time of data "01" (i.e. the upper cell MC1 stays at "0" and the lower cell MCO is at "1" (low resistance state)), a large current flows on the lower cell MCO side so that the outputs OUTO, OUT1 of opamps OPO, OP1 become "H" while the output OUT2 of opamp OP2 stays at "L". At the time of data "10" (i.e. the upper cell MC1 is "1" and the lower cell MC0 is "0"), a significant current flows on the upper cell MC1 side whereby the outputs OUT1, OUT2 of opamps OP1, OP2 become "H" and the output OUTO of opamp OPO is at "L".

Thus, the data "01" and "10" are determinable by "L", "H" of OUT2, OUT1 and "H", "L" of OUT1, OUT0.

WO 03/085675

10

15

20

25

PCT/JP03/00155

In the case of data "11" (the upper and lower cells MC1, MC0 are both "1"), large currents flow in the both, causing all the outputs OUT0-OUT2 of the opamps OP0-OP2 to become "H". As apparent from the foregoing, 4-value storage is achievable by using two cells of the upper and lower cell arrays based on the truth value table shown in Fig. 33 due to the combination of the outputs OUT0-OUT2 of three opamps.

An explanation will next be given of an example which makes up an eight-value memory by use of three-layer stacked cell arrays. Fig. 34 depicts an equivalent circuit of the three-layer cell arrays, wherein a cell array MAO is made up of memory cells which are interposed between bit lines BLO (BLOO, BLO1,...) of the lowermost layer and word lines WLO (WLOO, WLO1,...). A cell array MAI is arranged at its upper part while sharing such word lines WLO; further, a cell array MA2 is stacked or piled while sharing bit lines BLI (BLIO, BLII,...) of this cell array MAI.

In Fig. 34, the directions of cell currents upon selection of cells from the three-layered cell arrays MAO-MA2 on the one-by-one basis are indicated. Using such the 3-layer cell arrays, 8-value storage becomes possible by combination of the data states of three memory cells that are simultaneously selected from the cell arrays. Fig. 35 shows a sense amplifier circuit 100 employable in the case

of performing such 8-value storage, which is an extended version of the sense amp scheme of Fig. 31. In this case, there are provided an operational amplifier OPO which is used for current detection of a bit line BLO of the first cell array MAO, an opamp OP1 used for current detection of a shared word line WLO, an opamp OP2 used for current detection of a shared bit line BL1, and an opamp OP3 used for current detection of the uppermost word line WL1.

5

10

15

20

25

In Fig. 35, there is also shown the behavior of cell currents IcO, Icl and Ic2 which flow in cells MCO, MC1 and MC2, respectively, that are simultaneously selected in the 3-layer cell arrays. Fig. 36 shows a truth value table upon detection of multi-value cell states in the case of using such a sense amplifier circuit configuration. An upside row of Fig. 36 is a combination of the data states of the cell MC2 of the upper cell array MA2, the cell MC1 of the intermediate cell array MA1, and the cell MC0 of the lower cell array MAO. It is apparent from viewing Fig. 36 that in the case of data states "101" and "111", outputs of all the opamps become "H", resulting in occurrence of degeneration or "degeneracy" and thus in the lack of distinguishability. The reason of this is as follows: at this time, a large cell current flows from the word line WL1 through the cell MC2 into the bit line BL1, and similarly, a large current flows from the word line WLO via the cell MCO to the bit line BLO, thereby causing the outputs of all opamps OPO-OP3 to become "H" without regard

to the data state of intermediate cell MC1.

WO 03/085675

10

15

20

25

Therefore, in order to effectively utilize all the 8-value data, a sense-amp circuit scheme capable of distinguishing between the data "101", "111" is required. One approach to achieving this is to utilize the fact that when the upper cell MC2 and the lower cell MC0 are both "1", a difference between the case of the intermediate cell MC1 of "0" and the case of "1" lies in that the values of currents flowing in the word line WL0 in these cases are different from each other. More specifically, if the cell MC0 is "1" and the cell MC1 is "0", a large current flows from the word line WL0 into only the cell MC0. Contrary to this, if the cells MC0, MC1 are both at "1", a large current flows from the word line WL0 into both of the cells MC0, MC1; thus, looking at the current of the word line WL0, a difference with a doubled current value takes place.

PCT/JP03/00155

Keeping this point in mind, a sense amp circuit 100 which is an improved version of the circuit of Fig. 35 is shown in Fig. 37. This is the one that includes, at the part of the operational amplifier OP1 which performs current detection of the word line WLO shown in Fig. 35, a parallel combination of operational amplifiers OP10, OP11 which become two current detection units in order to make it possible to accurately find any appreciable difference in current value between the case of both the memory cells MCO, MC1 storing data "1" therein and the case of only one of them storing data "1". Let outputs w01, w02 of two

intermediate taps be taken out to the resistor R1 on the high voltage power supply line WPS side with respect to word line WLO, which are then passed to the inverting input terminals of the opamps OP10, OP11, respectively. Here, w02 is a tap position output which is less than w01 in resistive voltage drop, which is designed so that when the current value becomes almost two times greater, a voltage potential is output which is approximately the same as the value of w01 at a onefold current value.

5

10

15

20

25

In other words, the tap positions of the intermediate tap outputs w01, w02 of the resistor R1 should be adjusted as follows: comparing to a current flowing in the dummy cell, when the current which flows from the high voltage power supply line WPS toward a single low-resistance cell ("1" data cell), output OUT10 is at "H" and OUT11 becomes "L", while causing the both of OUT10, OUT11 to become "H" when the current flows toward two low-resistance cells.

With the use of such sense amp circuit, it is possible to detect and determine 8-value data while accurately distinguishing each over the others without having to use the opamp OP2 which corresponds to the bit line BL1. A truth value table thereof is shown in Fig. 38. The 8-value data states (state values of MC2, MC1, MC0) owing to three cells is shown in the uppermost row. By appropriate combination of "H", "L" of the output OUT0 of opamp OP0 relative to the bit line BL0, "H", "L" of the outputs OUT10, OUT11 of two opamps OP10, OP11 corresponding to the word

lines WLO and "H", "L" of the output OUT3 of opamp OP3 corresponding to the word line WL1, it is possible to distinguishably determine eight values in such a state that any degeneracy is absent.

WO 03/085675

5

10

PCT/JP03/00155

It should be noted that the sense amp circuit scheme for performing the current value determination at word lines shown in Fig. 37 is also applicable to the 4-value storage stated previously. More specifically, in place of the three opamps OPO, OP1, OP2 of Fig. 31, use three opamps OPO, OP10, OP11 shown in Fig. 37. At this time, a 4-value truth table corresponding to Fig. 33 is as shown in Fig. 39.

Next, an explanation will be given of a 16-value storable memory configuration by use of four-layer stacked cell arrays. Fig. 40 is an equivalent circuit of it. Although the structure of such stacked cell arrays is not 15 specifically shown, the illustration here assumes the use of stacked cell arrays obtainable by repeated use of the stacked structure of wordline-shared two-layer cell arrays MAO, MA1 shown in Fig. 28. Accordingly, a first cell array MAO and its overlying second cell array MA1 are designed to 20 share word lines WLO (WLOO, WLO1,...). The second cell array MA1 and its overlying third cell array MA2 share bit lines BL1 (BL10, BL11,...). Further, the third cell array MA2 and its overlying fourth cell array MA3 share word lines WL1 (WL10, WL11,...). In the figure, arrows are used 25 to indicate the directions of cell currents flowing when both the upper and lower shared word lines WLO, WL1 are

selected at a time.

WO 03/085675

5

10

15

20

25

Based on the 4-bit data to be selected respectively from the 4-layer cell arrays thus arranged, 16-value storage is performed. Suppose that the sense amp circuit scheme shown for example in Fig. 31 or Fig. 35 is simply applied with no changes as a sense amp circuit therefor. Although its illustration is omitted, operational amplifiers to be provided at this time are five ones which follow: OPO with respect to the bit lines BLO of the lowermost layer; OP1 for the next first shared word lines WLO; OP2 for the next shaped bit lines BL1; OP3 for the next second shared word lines WL1; and, OP4 for the bit lines BL2 of the uppermost layer.

PCT/JP03/00155

A truth value table of 16 values with the outputs of five operational amplifiers OPO-OP4 as OUTO-OUT4 in the case of the sense amp circuit scheme is as shown in Fig. 41. An upside row is 16-value cell states (a combination of the state values of a selected cell of cell array MA3, a selected cell of cell array MA2, a selected cell of cell array MA1, and a selected cell of cell array MAO).

According to this truth value table, three sets of multivalue-state degeneration or degeneracy are found.

More specifically, data "0101" and "0111" are such that the output OUT4 is at "L" with all the remaining outputs staying at "H", resulting in a failure to distinguish one from the other. Data "1010" and "1110" are such that the output OUT0 is "L" with all the remaining outputs staying

at "H", resulting in the lack of distinguishability therebetween. Additionally, data "1011", "1101", "1111" are such that every output becomes "H".

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

An approach to effectively putting all of the 16-value multivalue data to practical use is to employ the sense amp circuit scheme of Fig. 37—that is, the scheme that is capable of distinguishing, with respect to the current flowing in a word line, between a case of the current flowing in a single cell and another case of the current flowing in two cells. Practically, when showing an extended version of the sense amp circuit scheme of Fig. 37 in a way corresponding to the 16-value storage of the 4layer cell arrays, the result is as shown in Fig. 42. In a similar way to that two operational amplifiers OP10, OP11 are provided relative to the first shared word lines WLO counted from the lowermost part, two operational amplifiers OP30, OP31 are also provided with respect to the second shared word lines WL1. These opamps OP30, OP31 operate to input two intermediate tap outputs w10, w11 of a resistor R3 at their inverting input terminals, thereby making it possible to distinguish between the case of a one-cell current flowing in word line WL1 and the case of two-cell currents flowing therein.

A truth value table in the case of performing 16-value storage using such the sense amp circuit is shown in Fig. 43. Here, 16 values are representable by combination of six outputs which consist of an output OUT4 of op-amp

OP4, outputs OUT30, OUT31, OUT10, OUT11 of opamps OP30, OP31, OP10, OP11 two of which are provided relative to the individual one of two shared word lines WL1, WL0, and an output OUT0 of opamp OP0 relative to a bit line BL0 of the lowermost layer. An output of opamp OP2 is of no use, which opamp is provided in a way corresponding to the shared bit line BL1 of the second cell array MA1 and third cell array MA2.

5

10

15

20

25

As apparent from the truth value table of Fig. 43, it is possible to attain successful detection and determination of all the 16-value data items without suffering from any degeneracy. In accordance with this truth table, make logic circuitry with assignment to 16-value outputs, thereby enabling judgment and output of 16-value information owing to four cells of the 4-layer cell arrays.

In the description above, the sense amp circuit configurations for multivalue data determination in the state without the risk of degeneracy have been explained. Up to here, the description is devoted to the ones that put in parallel the operational amplifiers for detection of currents flowing in the word lines WL in order to determine whether the cell current flowing in an intermediate cell vertically interposed between upper and lower cells is one-cell component or two-cell components. In contrast to this approach, the aforesaid current determination for identifying whether a one-cell component or two-cell

components may alternatively be done on the bitline BL side. An example is that a configuration of Fig. 44 is used as the sense amp circuit 100 relative to a unit cell array, in place of that of Fig. 31. Let two operational amplifiers OP00, OP01 be provided in parallel on the bitline side; then, input to the inverting input terminals of them two intermediate tap outputs b01, b02 of a resistor R0. The intermediate tap outputs b01, b02 are set up in a way which follows: outputs of the opamps OP00, OP01 are OUT00=L and OUT01=L in case any bitline current does not flow; OUT00=H, OUT01=L when a single-cell bitline current flows; and, OUT00=OUT01=H upon flowing of a bitline current equivalent in amount to two cells.

With the use of the sense amplifier circuit 100 thus arranged, it becomes possible to sense and verify multivalue storage data by means of the stacked or multilayered cell arrays which include neighboring cell arrays that share bit lines. Although its detailed explanation is omitted, if in the case of 8-value storage by use of 3-layer cell arrays as an example, data discrimination without the risk of any degeneracy is made possible by replacing the part of the op-amp OP2 on the bitline BL1 side in the sense amp(SA) circuit 100 of Fig. 37 with a parallel combination of two opamps OP00, OP01 which are shown in Fig. 44 and are capable of data determination while distinguishing between a one-cell bitline current and a two-cell bitline current.

It is also permissible to modify it to offer the distinguishability between the one-cell current and two-cell current in a similar way in both the bit line BL and the word line WL. A configuration of such a sense amplifier circuit 100 is shown in Fig. 45, with respect to a unit cell array thereof. Using this as a basic or "core" sense amp circuit, the multivalue cells of stacked cell arrays may be designed to provide an arrangement capable of determining multivalue information by adequate combination of outputs in such a way that their truth value table becomes the simplest one.

5

10

15

20

25

An explanation will next be given of a data write circuit which writes or "programs" data into multivalue An approach to permitting creation of a phase cells. change between amorphous and polycrystalline states in a chalcogenide-based phase change layer (variable resistive element) is to control the amount of power being given to the cell by adjustment of a voltage pulse width. When a power is rapidly given to the chalcogenide with a short pulse width, and then it is left rapidly cooled off, the chalcogenide partly becomes amorphous state, and its resistance increases so that the cell becomes in the data "0" state. If a power is given to the chalcogenide with a long voltage pulse width for a long time period, and then it is left gradually cooled off, the chalcogenide becomes in its polycrystalline state, which results in a decrease in resistance and thus establishment of the data "1" state. Practically, Fig. 46 shows an arrangement in which a write circuit 200 is provided in parallel to its associative sense amplifier circuit 100, with respect to the case of 4-value storage at the upper and lower cell arrays MAO, MAI which have been explained in conjunction with Fig. 27 and Fig. 31. During data writing, the sense amp circuit 100 is made inactive, and the write circuit 200 is activated. The write circuit 200 is the one that produces, in a way pursuant to multivalue data to be written, a positive logic write pulse H to be given to a word line WL through a signal line WP and negative logic write pulses LO, L1 being given to bit lines BLO, BL1 via signal lines BPO, BP1, respectively.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

A way of giving the write pulses to 4-value cells produced by this write circuit 200 is as follows: give the positive logic write pulse and the negative logic write pulses simultaneously to thereby ensure that the diode SD becomes forward-biased within a limited time period in which the pulses overlap together, resulting in power being applied to the variable resistive element VR of the chalcogenide. A practically implemented one is as shown in Fig. 47. In summary, let the negative logic write pulses LO, L1 which are given to a presently selected lower bit BLO and selected upper bit line BL1 and the positive logic write pulse H that is given to a shared word line WL be set in a pulse width relationship such as shown in Fig. 47, in a way corresponding to the states of multivalue data to be

written.

10

15

20

25

WO 03/085675

A multivalue data state "00" is indicated by a combination of a write value "0" of an upper cell (bitline BL1 side) and a write value "0" of a lower cell (bitline BL0 side). The write data state of each cell is set depending on a power applying time which is defined by an overlap of the positive logic write pulse H supplied to word line WL and the negative logic write pulses L0, L1 supplied to bit lines BL0, BL1. To write a logic "0" into a cell, use a short power application time, thereby setting the cell in its high resistance state; to write "1" into the cell, use a long power application time, thereby setting the cell in its low resistance state.

PCT/JP03/00155

According to the pulse application of Fig. 47, in the case of writing data "00", the upper and lower cells both exhibit the short power application time so that these become in the high resistance state together. In the case of data state "01", the upper cell is with the short power application time whereas the lower cell is with the long power application time; thus, the upper cell becomes in the high resistance state with the lower cell in the low resistance state. In the case of data state "10", the upper cell is with the long power application time whereas the lower cell is with the short power application time; thus, the upper cell becomes in the low resistance state with the lower cell in the high resistance state. In the case of data state "11" write, both the upper cell and the

lower cell become longer in power application time so that both of them become in the low resistance state.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Fig. 48 shows a practically implemented configuration of a multivalue data write circuit 200 based on the combination of the long and short pulses stated above. The write circuit 200 has a pulse generation circuit 200a operable to generate pulses with two types of pulse widths, and a logic gate circuit 200b which generates the positive logic write pulse H and negative logic write pulses LO, L1 by combining the pulses obtainable from this pulse generator circuit 200a. An original pulse generation circuit 101 generates an original pulse (positive logic pulse) PO with a pulse width TO. By inputting this pulse PO and a pulse which is delayed by a delay circuit 102 to an AND gate 103, a positive pulse P1 with a pulse width T1 is generated, which is shorter by a degree equivalent to the delay of such delay circuit.

By selecting a proper overlap of these two pulses PO, P1 in accordance with the data to be written, let the negative logic write pulses LO, L1 and the positive logic write pulse H generate with the required pulse widths respectively. Here, C1, CO are equivalent to the upper level bit and lower level bit of multivalue data described previously. Owing to the use of an OR gate 105 for digitally computing a logical sum of C1, CO and an AND gate 104 for digital calculation of a logical product of its output and the pulse PO, the pulse PO becomes the positive

logic write pulse H when at least one of CO, C1 is at "1". When both of C1, CO are "0", the AND gate 104 becomes off; thus, the pulse P1 becomes the pulse H through the OR gate 109. This positive logic write pulse is given to the word

WO 03/085675

line WL.

5

10

15

20

25

PCT/JP03/00155

Additionally, with the use of NAND gates 106, 107 to which C1, C0 and the pulse P0 are input respectively and also AND gates 108, 110 for providing a product of their outputs and an inverted signal of the pulse P1, negative logic write pulses with their pulse widths whose exact lengths are determined in accordance with "1", "0" of C1, C0 are to be given to the bit lines BL1, BL0.

Next, in regard to the case of 8-value storage using the 3-layer cell arrays MAO-MA1 shown in Fig. 34, the way of write pulse application based on a similar technique to that in the case of 4-value storage is shown in Fig. 49.

The 8-value data "xxx" is indicated by possible combinations of the write value of a cell in the upper cell array MA2, the write value of a cell in the intermediate cell array MA1, and the write value of a cell in the lower cell array MA0. The waveforms of write pulses which are given to a word line WL1 at the uppermost part, a bit line BL1 shared by the cell arrays MA2, MA1, a word line WL0 shared by the cell arrays MA1, MAO and a bit line BLO of the lowermost layer are as shown in Fig. 49.

The write pulses of Fig. 49 may be created by providing an extended version of the write circuit 200 of

51

Fig. 48 and by logically combining long/short pulses in a way similar to that stated supra. Unfortunately, the data states "101" and "111" are unavoidable to undergo degeneracy with unwanted equalization of the pulse widths as shown in Fig. 49. In order to write all the 8-value

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

data items into a multivalue cell while setting every items in different states, the circuit of Fig. 48 is not simply employable.

In contrast, Fig. 50 shows a write pulse generation scheme with the above-stated degeneracy avoided. This eliminates any possible degeneracy by a method having the steps of making, as the positive and negative logic pulses, two types of pulses which are the same in pulse width and yet different in time difference from each other, selectively combining them in a way corresponding to the data to be written, and controlling the power pulse that is effectively applied to a respective one of multivalue cells. Practically, make pulses each of which has a delay to the original pulse with a long pulse width, in which the delay has a pulse width almost half of the original pulse width; then, utilize a combination of these pulses. And, as shown in Fig. 50, with the negative logic write pulse L0 to be given to the lowermost layer bit line BLO as a reference, let this pulse be delayed by the half pulse width or be exactly in phase with the reference pulse to thereby generate the positive and negative logic write pulses H1, HO and L1 which are given to the word lines WL1, WLO and

bit line BL1, respectively.

WO 03/085675

5

10

15

20

25

As shown in Fig. 50, all the 8-value data are properly represented as to have different pulse-overlap states from each other. Fig. 51 is a configuration of a write circuit 200 which produces such write pulses. This write circuit 200 is configured from a pulse generator circuit 200a which generates two types of pulses that are the same in pulse width and different in delay amount from each other, and a logic gate circuit 200b which generates any required write pulses by combination of such two types of pulses.

PCT/JP03/00155

An original pulse generator circuit 201 is the one that generates a pulse P0 with its pulse width T0, and a delay circuit 202 is a circuit which delays this pulse P0 by about T0/2. Here, time T0 is a time that the chalcogenide is possibly in its polycrystalline state when such time pulse is applied thereto, and T0/2 is chosen at about a specific length which causes it to be in its amorphous state.

A negative logic pulse which is an inverted version of the output pulse P0 of the original pulse generator circuit 201 by an inverter 203 becomes the reference pulse to be given to the bit line BLO. In the following, the relationship of the pulses being given to the word line WLO, bit line BL1 and word line WL1 with respect to the pulse of the bit line BL0 is realized by execution of logical processing with C2, C1, C0 indicative of 8-value write states (C2, C1, C0). A set of AND gates 204, 205 is the

53

one that selects whether an output pulse of the pulse generator circuit 201 or a delayed pulse by the delay circuit 202 in accordance with "1", "0" of CO. Outputs of these AND gates 204, 205 are taken out through an OR gate 210 to become a positive logic write pulse HO to be supplied to the word line WLO.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Similarly, a set of AND gates 207, 206 is the one that selects whether the output pulse of the pulse generator circuit 201 or the delayed pulse by the delay circuit 202 in accordance with the logic of CO, C1 by means of an EXOR gate 213. Whereby, the negative logic write pulse L1 which is to be given to the bit line BL1 is obtained via a NOR gate 211. A set of AND gates 208, 209 is the one that selects whether the output pulse of pulse generator circuit 201 or the delayed pulse by delay circuit 202 in accordance with the logic of CO, C1, C2 by means of EXOR gates 214, 215, wherein outputs of them are passed through an OR gate 212 to thereby obtain a positive logic write pulse H1 being given to the word line WL1.

As apparent from the foregoing, the method for delaying the write pulses depending upon the write data states is also applicable to the case of 4-value storage stated previously. In other words, the pulse waveforms of Fig. 52 are usable in lieu of the pulse waveforms of Fig. 47. It can be seen that while the negative logic write pulses L0, L1 to be supplied to the bit lines BL and the positive logic write pulse H being supplied to the word

line are the same in pulse width, adjusting their overlaps in accordance with 4-value data results in application of write pulses to cells, which pulses have a similar pulse width relationship to that of Fig. 47.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Fig. 53 shows a write circuit 200 which realizes the write pulses of Fig. 52. This is the same in configuration as the write pulse generator unit which is used in the write circuit 200 in Fig. 51 and is operatively associated with the bit line BLO, word line WLO and bit line BL1.

shows write pulse waveforms in the case of 16-value storage by use of the 4-layer cell arrays shown in Fig. 40. The write data states of 16 values are indicated by the write value of a cell in the fourth cell array MA3, the write value of a cell in the third cell array MA2, the write value of a cell in the second cell array MA1, and the write value of a cell in the first cell array MA1, and the write value of a cell in the first cell array MA0. In this case also, the negative pulse with respect to the lowermost layer bit line BL0 becomes a reference. The pulses of word lines WLO, WL1 and bit lines BL1, BL2 are capable of representing all the 16 values by generating in combination of the original pulse and its delayed pulse.

Fig. 55 shows a write circuit 200 for generation of write pulses such as those of Fig. 54. Its main part configuration is similar to that of Fig. 51; in addition thereto, AND gates 215, 216 and a NOR gate 217 are provided as a pulse generation unit relative to a bit line BL2. In

accordance with the bit data CO, C1, C2, C3 of 16-value data to be written, that are input to each AND gate set (204, 205), (206, 207), (208, 209) and (215, 216), make adequate logic output signals CO', C1', C2', C3'; thus, it

PCT/JP03/00155

is possible to obtain the write pulses of Fig. 54.

WO 03/085675

5

10

15

20

25

As described above, in the memory cells for storing therein the chalcogenide's crystalline state and amorphous state as data, it is possible to perform data read and write operations based on the level of a current flowing between a word line and a bit line, and also possible to perform any intended read and/or write by controlling the level of a voltage between word and bit lines. In the embodiments stated supra, the current detection scheme was used for data reading. In addition, for data writing in the case of performing multivalue storage by use of a plurality of cell arrays, such the technique was employed that performs "0", "1" write based on the write pulse application time of each cell which stores multivalue data therein. By setting a cell in its molten state by pulse application of a short time and thereafter cooling it off, the cell becomes data "0" of the high resistance state. other words, if the pulse application time is short, then the cool-off after melting is fast resulting in establishment of an amorphous high-resistance state. performing pulse application for a longer time, the cell becomes data "1" in a polycrystalline low-resistance state.

However, with the above-described write principles,

magnitude or "digit" from one another are used; for this reason, a significant difference can take place in voltage—or current, thus energy—being applied to a cell during writing in a way depending on whether the data of the cell prior to writing is "0" or "1". This will be explained by use of Fig. 56. As shown in Fig. 56, assume that a voltage V is given in parallel to a cell of data "0" (denoted by resistor R0) and a cell of data "1" (resistor R1) through load resistors r, respectively. The resistance R0 is sufficiently larger in resistance than the resistance R1. Letting a resistance ratio of them be m=R0/R1, suppose that the load resistance is r=b·R1.

At this time, an all-cell current I is represented by Equation (1) which follows:

$$I=\{1/(b+m) + 1/(b+1)\}V/R1 \dots (1)$$

Power consumptions P0, P1 of the resistors R0, R1 are given by the following Equations (2), (3), respectively: $P0=\{m/(b+m)^2\}V^2/R1$... (2)

20
$$P1=\{1/(b+1)^2\}V^2/R1$$
 ... (3)

5

10

15

25

By taking account of the above points, a careful consideration is required to write pulse designs in order to realize the so-called overwrite, which writes any desired data without depending upon the initial state of a cell. More specifically, in order to set the cell in its high resistance state, heat at least part of the chalcogenide of such cell up to its molten state or

therearound, irrespective of whether the cell's original data is "0" or "1"; thereafter, rapidly cool it down. To do this, it is preferable to give a large power at a heat at the beginning of a short pulse application time period. In the case of setting the cell in its low resistance state, a relatively long pulse application time is used, and maintain it in a high temperature state without bring the cell in the molten state. With such procedure, it is possible to permit polycrystallization of the cell which has been in its amorphous state.

5

10

15

20

25

"boosting" circuit 250 which is preferable for realization of the above-described data writing. Here, there is shown a pair of positive pulse booster (PP-BOOST) circuit 250a and negative pulse booster (NP-BOOST) circuit 250b, which circuits are selectively boost the positive and negative write pulses H, L which are output from the write circuit 200 for multivalue storage as has been explained in the previous embodiment(s) under certain conditions, respectively. The positive logic write pulse H and negative logic write pulse L are selectively increased in potential by these booster circuits 250a, 250b and then supplied through signal lines WPij, BPij to presently selected word line WL and bit line BL, respectively.

Negative logic pulses L1, L2 which are input to the positive pulse booster circuit 250a together with the positive logic pulse H are shown as those which are

supplied to bit lines of the upper and lower cell arrays which share a word line to which the positive logic pulse H is supplied. Similarly, positive logic pulses H1, H2 which are input to the negative pulse booster circuit 250b along with the negative logic pulse L are shown as the ones that are supplied to word lines of the upper and lower cell arrays sharing the bit line to which the negative pulse L is given.

5

10

15

20

25

The positive and negative pulse booster circuits 250a, 250b each have capacitors Cl, C2 which are used for potentially boosting the signal lines WPij, BPij through a charge-pump operation. Reset-use NMOS transistors QN10 and PMOS transistor QP10 are provided at the respective nodes N12, N22 of the capacitors C1, C2 on the signal line WPij, BPij sides thereof, which transistors are for holding them at Vss and Vcc respectively in the non-select state. These reset transistors QN10, QP10 are such that upon generation of the positive logic write pulse H and negative logic write pulse L, they are driven by these pulses respectively to thereby turn off. Diodes D12, D22 are connected to the nodes N12, N22, for charging the capacitors C1, C2 up to a level of the positive logic pulse H (for example Vcc), a level of the negative logic pulse L (for example Vss), respectively. The nodes N12, N22 are connected to the select lines WPij, BPij through diodes D13, D23 for use as transfer elements, respectively. Connected to these select lines WPij, BPij are diodes D11, D21 which are used to give thereto the positive logic write pulse H and the negative logic write pulse L when selected. In the nonselect state, the nodes N11, N21 of the other of the capacitors C1, C2 are arranged to stay at Vss and Vcc in response to receipt of outputs of an AND gate 254a and an OR gate 254b,

PCT/JP03/00155

respectively.

5

10

15

20

25

WO 03/085675

In the positive pulse booster circuit 250a, a pulse H' that is delayed with a certain time from the positive logic pulse H enters one input terminal of the AND gate 254a; regarding the other input terminal, an overlap state of the positive logic pulse H and negative logic pulses L1, L2 is detected by an AND gate 251a and a NOR gate 252a; then, its result is input via a delay circuit 253a. In the negative pulse booster circuit 250b, a pulse L' that is delayed with a certain time from the negative logic pulse L enters one input terminal of the OR gate 254b; as for the other input terminal, an overlap state of the negative logic pulse L and positive logic pulses H1, H2 is detected by an OR gate 251b and a NAND gate 252b; then, its result is input via a delay circuit 253b. Let the delay time of the delay circuit 253a, 253b be almost the same as the width T of each write pulse.

An operation of the pulse booster circuit 250 thus arranged will be explained using Fig. 58. In the nonselect state in which none of the positive and negative write pulses are generated, in the positive pulse booster circuit 250a, the output of the AND gate 254a is at Vss. When the

positive logic pulse H is generated, the node N12 of the capacitor C1 is charged by the diode D12 up to Vcc. Similarly in the nonselect state, in the negative pulse booster circuit 250b, the output of the OR gate 254b is at Vcc. When the negative logic pulse L is generated, the node N22 of the capacitor C2 is charged by the diode D22 at Vss.

5

10

15

20

25

As shown in Fig. 58, in such a case that the positive logic write pulse H with its pulse width T and the negative logic write pulses L1, L2 with the same pulse width T are generated simultaneously, in the positive pulse booster circuit 250a, the output of AND gate 254a holds the low level Vss so that the charge of capacitor C1 is not discharged in any way. And, the positive logic write pulse H is simply given directly to the signal line WPij through the diode D11. In such a case that the negative logic write pulse L with the pulse width T and either one of the positive logic write pulses H1, H2 with the same pulse width T are generated simultaneously, in the negative pulse booster circuit 250b, the output of OR gate 254b holds the high level Vcc so that any charge is hardly discharged, resulting in the negative logic write pulse L being supplied directly to the signal line BPij via the diode D21. In brief, in these cases, the charge pump portion of any one of the pulse booster circuits 250a, 250b is made inactive, and thus no pulse boost operations are available.

Next, in such a case that the positive logic write

PCT/JP03/00155 WO 03/085675

pulse H is generated so that it is delayed relative to the negative logic write pulses L1 and L2 by the half T/2 of the pulse width thereof, a positive-direction boost operation of the positive logic write pulse H at the positive pulse booster circuit 250a is performed. More specifically, in the positive pulse booster circuit 250a at this time, two inputs of the AND gate 254a become at the high level Vcc simultaneously for a time period as determined by the delay circuit 253a after the positive logic pulse H has become at its high level. Upon receipt of this, the output of AND gate 254a becomes "H"-that is, the potential level of the node N11 of capacitor C1 becomes Vcc; therefore, the node N12 is potentially boosted to greater than Vcc, causing this to be transferred through 15 the diode D13 to the signal line WPij. In summary, the positive logic write pulse H to be given via the diode D11 is potentially raised by the pumping action of the capacitor C1 and is then given to the signal line WPij. the relationship between the positive logic write pulse H1 or H2 and the negative logic write pulse L is similar, then there is no such boost operation in the negative pulse booster circuit 250b.

5

10

20

25

Next, in such a case that the negative logic write pulse L is generated so that this pulse is delayed to the positive logic write pulses H1, H2 by the half T/2 of the pulse width thereof, a negative-direction boost operation of the negative logic write pulse L at the negative pulse booster circuit 250b is performed. More specifically at this time, in the negative pulse booster circuit 250b, two inputs of the OR gate 254b become at the low level Vss simultaneously for a time period as determined by the delay circuit 253b after the negative logic pulse L becomes at its low level. Whereby, the node N22 of the capacitor C2 potentially drops down to less than Vss, causing this to be sent toward the signal line BPij via the diode D23. In short, the negative logic write pulse L that is given via the diode D21 is boosted in the negative direction by the capacitor C2's pumping action and is then given to the

signal line BPij. If the relationship between the positive

logic write pulse H and the negative logic write pulses L1

and L2 is similar, then such boost operation is unavailable

in the positive pulse booster circuit 250a.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

The pulse width T of the positive and negative logic write pulses H, L shown in Fig. 58 is the pulse application time required for "1" data writing. As described above, a boosted positive or negative pulse with its pulse width almost equal to T/2, which is obtained by control of an overlap state of the pulses H or L, is given to a word line or a bit line required for "0" data write. Therefore, using the pulse booster circuit 250 of Fig. 57 makes it possible to boost, through pumping operations, either the high level or the low level of the short pulse application time required for "0" data write. Thus, assembling such the pulse boost circuit 250 into the write circuit makes it

possible to reliably perform "0" data write without depending upon the original data state.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Although practical examples of the write circuit equipped with the pulse booster circuit stated above will be explained in such a manner that an example which is applied to multivalue storage utilizing three-dimensional (3D) multilayer cell arrays comes first, it would be readily appreciated that the pulse boost circuit should not be limited in application to such multivalue storage and may also be applied to the case of performing two-value or binary data storage by means of a two-dimensional (2D) cell array.

while the 3D multilayer cell arrays as has been explained in the previous embodiments enable achievement of a large capacity of memory, it is preferable that certain consideration is taken to the data processing architecture in connection with 3D cell accessing techniques. As an example thereof, an embodiment which makes up 3D cell blocks preferable for data searches will next be explained below.

Fig. 59 shows a configuration scheme of cell blocks each for use as a unit of data access, with respect to a three-dimensional (3D) cell array 500 which consists essentially of the four layers of MAO-MA3 shown in Fig. 40. In Fig. 59, the 3D cell array 500 is shown as a rectangular solid body, wherein this cell array block 500 is such that a plurality of cell blocks 501 are partitioned by virtual

WO 03/085675 PCT/JP0[']3/00155

boundary lines A, B which extend vertically to the upper surface of it and cross or intersect each other at right angles. Here, an example is shown in which a single cell block 501 is defined as a rectangular structure which includes sixteen bit lines within a range as interposed by equally spaced virtual boundaries A extending in parallel to bit lines BL and also includes eight word lines in a range interposed by equal-spaced virtual boundaries B parallel to the word lines. Accordingly, the cell block 501 becomes a 3D assembly of 4×4×4=64 cells.

5

10

15

20

25

In Fig. 59, the bit lines BL and word lines WL are shown merely relative to one cell block 501 which is indicated by oblique lines. BL00 to BL03 are the bit lines of a first layer cell array MAO; BL10-BL13 are shared bit lines of a second layer cell array MA1 and a third layer cell array MA2; and, BL20-BL23 are the bit lines of a fourth layer cell array MA3. In addition, WL00 to WL03 are shared word lines of the first layer cell array MA0 and the second layer cell array MA1; WL10-WL13 are shared word lines of the third layer cell array MA2 and the fourth layer cell array MA3.

Figs. 60 and 61 show configurations of a bit line selecting circuit 50a and a word line selecting circuit 50b of the cell block 501 thus defined in this way,

respectively. The bitline selector circuit 50a has NMOS transistors QN00-QN03 for connecting the bit lines BL00-BL03 to select lines BP00-BP03 respectively, NMOS

transistors QN10-QN13 for connecting the bit lines BL10-BL13 to select lines BP10-BP13 respectively, and NMOS transistors QN20-QN23 for connecting the bit lines BL20-

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

BL23 to select lines BP20-BP23 respectively. The gates of these NMOS transistors are commonly driven together by a select signal BS. The select signal BS is activated by an AND gate G10 to become "H". Whereby, it is possible to supply the required negative logic write pulse to each bit line BLij through a select line BPij and via its

associative on-state NMOS transistor QNij in its own way.

The word-line selector circuit 50b has PMOS

transistors QP00-QP03 for connecting the word lines WL00WL03 to select lines WP00-WP03 respectively and PMOS

transistors QP10-QP13 for connecting the word lines WL10WL13 to select lines WP10-WP13 respectively. The gates of

these PMOS transistors are commonly driven together by a

select signal /WS. The select signal /WS is activated by a

NAND gate G20 to become "L". Thus it is possible to supply

the necessary positive logic write pulse to each word line

WLij through a select line WPij and via its associative

turned-on PMOS transistor QPij in its own way.

The select line BPij of Fig. 60 is provided and disposed in common for a plurality of cell blocks in a direction perpendicular to the bit lines. The select line WPij of Fig. 61 is provided in common for a plurality of cell blocks in an orthogonal direction to the word lines. Accordingly, it is possible to perform scanning of the bit

lines and/or word lines within the cell block, by selecting any desired cell block with the AND gate G10 of Fig. 60 and the NAND gate of Fig. 61 as a block decode circuit and by using the negative logic write pulse and positive logic write pulse which are given to the select lines BPij, WPij, respectively.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Although omitted in the selector circuits 50a, 50b of Figs. 60 and 61, reset transistors are provided for holding each bit line and word line at the high level Vcc and low level Vss in the nonselect state, respectively, as shown in Fig. 29 as an example.

Practically, as the form of data processing utilizing this cell block configuration, three modes for performing a cell block data search are shown in Figs. 62-64.

Fig. 62 shows a first data search mode. In this mode, 4 bits of multivalue information which are obtainable by simultaneous selection of one of the word lines WL10-WL13 of the uppermost layer of a cell block along with four bit lines BL20-BL23 of the uppermost layer is handled as key string information, that is, identifier information as preset for a content search. While holding these four bit lines BL20-BL23 in the select state, sequentially set the uppermost layer word lines WL10-WL13 in the select state, whereby it is possible to conduct a search of content reference data by scanning the key string. Once the key string information is coincided (hit) with the preset data, data may be read out in accordance with the data structure

within the cell block.

5

10

15

20

25

In Fig. 62, it is assumed that the required data is present in the cells immediately beneath the hit position; and, a process for sequentially accessing these cells is shown herein. The way of setting the key string at the uppermost layer is a mere example: the string may be set in any one of the layers involved. Also, regarding the way of accessing for readout the data within the cell block in the hit event, a variety of ones are selectable in relation to a sense amplifier configuration used. In brief, the within-the-cell-block data access method is determinable depending upon how sense amp circuitry is connected to each-cell-block-common select lines BPij, WPij connected to the word and bit lines within the cell block.

Fig. 63 shows a second data search mode. In this mode, conduct a data search by selecting one from among the bit lines BL20-BL23 of the uppermost layer of the cell block, simultaneously selecting four word lines WL10-WL13 of the uppermost layer, and then simultaneously read 4 bits of multivalue information as the key string information.

While holding the four word lines WL10-WL13 in the select state, sequentially set the bit lines BL20-BL23 of the uppermost layer in the select state and then scan the key string, thus making it possible to search the content reference data. When the key coincides, then read data in accordance with the data structure within the cell block.

Fig. 63 assumes that requisite data is present in the

cells immediately underlying the hit position to show a procedure for accessing these cells sequentially. Setting the key string at the uppermost layer is a mere example, and this may be set in any one of the layers. Additionally, regarding the technique for accessing for readout the data within the cell block in the hit event, a variety of ones may be selected in relation to the sense amp configuration

used. This is the same as the case of Fig. 62.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Fig. 64 shows a third data search mode. In this mode, conduct a data search by simultaneously reading as the key string information that are 4 bits of multivalue information selected by three bit lines in the cell block stack direction (thickness direction) and two word lines in the same stack direction. For example, while retaining three bit lines BL00, BL10, BL20 in the select state, sequentially set pairs of multilayer-direction word lines (WL00, WL10), (WL01, WL11), (WL02, WL12), (WL03, WL13) in the select state and then scan the key string to thereby enable execution of a search for the content reference data. Whenever the key exhibits a coincidence, read data in accordance with the data structure within the cell block.

Fig. 64 assumes that requisite data is present at cells which are aligned in the word-line direction at the hit position and shows a procedure for sequentially accessing these cells. The way of setting the key string at which cross-sectional position of the cell block is mere optional matter. Also regarding how to access for readout

the data within the cell block in the hit event, a variety of methods may be selected in relation to the sense amp configuration used. This is the same as the cases of Figs. 62 and 63.

PCT/JP03/00155

WO 03/085675

5

10

15

20

25

As apparent from the foregoing, in the example above, each cell block is structured from 64 cells and is capable of simultaneously scanning and reading data in units of 4 bits at a time. With the use of such cell block arrangement, it is possible to achieve the content reference memory that performs data storage in the form of 4-bit 16-value data while offering enhanced data searchability with reduced complexities. Data writing is such that free write is enabled by appropriately designing the way of giving write pulses to the select lines BPij, WPij. For example, it is possible to make up an image memory which is easy in mask write for partial modification of image data or the like.

When such the cell block is arranged in this way, sense amplifier circuits are provided between the respective select lines BLij and WLij which are provided in common for a plurality of cell blocks in Figs. 60 and 61. Practically, the sense amplifier circuit shown in Fig. 30 or Fig. 42 is used with no specific changes added thereto. In the case of performing simultaneous 4-bit reading within the same layer, the sense amp circuit of Fig. 30 may be provided on a per-cell basis. In the case of simultaneously reading 4 cells which belong to different

layers, the sense amp circuit of Fig. 42 is employable in view of the fact that the word lines and bit lines are shared among such four cells.

PCT/JP03/00155

WO 03/085675

5

10

15

20

25

Fig. 65 shows a configuration of a write circuit 200 which is applied in the case of using the search mode of Fig. 64 in the above-stated cell block 501. A principal or core part of this write circuit 200 is the same as that of Fig. 55 used in the case of performing 16-value storage by means of the three-layer cell arrays stated previously. Positive logic write pulses H0n and H1n are the ones that are supplied to word lines through select lines WPij; Negative logic write pulses L0n, L1n and L2n are supplied to bit lines via select lines BPij. Here, suffix "n" is indicative of the position of four bit lines aligned in the wordline direction within the cell block 501 of Fig. 64, where n=0 to 3.

The positive logic write pulses H0n, H1n and the negative logic write pulses L0n, L1n, L2n correspond to the positive logic write pulses H0, H1 and the negative logic write pulses L0, L1, L2 shown in Fig. 54, respectively.

All of these pulses are with a constant pulse width, and selecting an overlap state thereof results in a substantially short pulse width at the portions of "0" data, thereby enabling achievement of 16-value data writing.

And in Fig. 65, the pulse booster circuit 250 which has been explained in Fig. 57 is added in order to selectively boost each write pulse in accordance with the

data state. More specifically, positive pulse booster circuits 250a are added with respect to the positive logic write pulses HOn, H1n respectively; negative pulse booster circuits 250b are added relative to the negative logic write pulses L1n, L2n respectively. The negative logic write pulse L0n for use as a reference is directly transferred to a signal line BPOn without via any voltage booster circuit.

5

10

15

20

25

An "L" input indicated at the negative pulse booster circuit 250b with respect to the negative logic write pulse L2n is for giving either one of the two negative logic write pulses L1, L2 shown in Fig. 57 as "L"-fixed data because of the absence of any further overlying layer's cell array. The result of addition of such pulse booster circuit 250 is that the pulse waveforms of the select lines WPOn, WP1n and BPOn, BP1n, BP2n, to which the positive logic write pulses HOn, Hln and negative logic write pulses LOn, L1n, L2n are transferred respectively, are as shown in Fig. 66. As apparent from comparison with Fig. 54, the initial portions within the width of the positive logic write pulses and negative logic write pulses are selectively boosted in connection with the relationship relative to the widths of upper and lower pulses. More specifically, the positive logic write pulses HOn, Hln, which are given to the select lines WPO, WP1n coupled to the word lines WLO, WL1, are such that when a delay of half pulse width occurs with respect to two negative logic write

pulses being sent to bit lines putting these word lines therebetween, their first half rise-up portions are boosted in the positive direction. The negative logic write pulses Lln, L2n that are given to the select lines BPln, BP2n coupled to the bit lines BL1, BL2 are such that when a delay of half pulse width occurs with respect to the positive logic write pulse being given to either one of these upper and lower bit lines, their first half fall-down portions are boosted in the negative direction.

5

10

15

20

25

With such an arrangement, significant energy is given to a "0" data-written cell in the case of multivalue storage within a short pulse application time period; thus, it is possible to perform "0" write reliably without any failures. During "1" write based on a long pulse width, at least second half part of such pulse width stays less in current amount so that the cell is no longer cooled off rapidly. Thus, annealing is done to obtain the crystalline state.

In the embodiments discussed above, there have been explained the multilayer cell array structures of phase-change memory which facilitate achievement of stacked cells and higher densities by use of diodes—in particular, Schottky diodes—as selector elements, and further the multivalue phase-change memory using stacked cell arrays. However, a multivalue memory is also useful for achievement of a substantially large capacity of memory without the use of stacked cell arrays. Exemplary configurations of such

multivalue phase-change memory will be explained below.

WO 03/085675

5

10

15

20

25

PCT/JP03/00155

Fig. 67 shows a configuration example of a 16-value memory with four phase-change layer-made variable resistive elements VR being commonly connected together to a word line WL through a select transistor QP10. The variable resistive elements VR are connected at one-end terminals to bit lines BL0-BL3, respectively. Here, the select transistor QP10 is a PMOS transistor as driven by a select signal /WS, which stays at "H" at the time of non-selection.

With the use of this configuration, data read is performed by turning the select transistor QP on, letting a current flow between the word line WL and each bit line BLO-BL3, and then detecting the respective currents of the bit lines. By combining the high resistance state (data "0") and low resistance state (data "1") of the variable resistive elements VR, sixteen different values are representable.

Data write is performed, as shown in Fig. 68, in such a manner that during on-state of the select transistor QP10, data bits "1", "0" are written depending on the overlap width of a positive logic pulse being given to the word line WL and a negative logic pulse being given to each bit line BLO-BL3. The example of Fig. 68 shows the case of writing "0", "1", "0", "1" into the cells of bit lines BLO, BL1, BL2, BL3 respectively by giving negative logic pulses with a pulse width almost half of that of the positive logic pulse to the bit lines BLO, BL2 while giving negative

logic pulses with the same pulse width as the positive logic pulse to the bit lines BL1, BL3.

Fig. 69 shows a layout of the multivalue cells shown in Fig. 67. Fig. 70 shows its cross-sectional view taken along line I-I'. Using an n-type silicon substrate 300, a PMOS transistor QP10 is formed which has a gate electrode 302 and source/drain diffusion layers 303, 304. The gate electrode 302 becomes a select signal line. The surface in which the transistor QP10 is formed is covered with an interlayer dielectric film 305, in which contact holes are defined for burying therein four metal plugs 306 which are connected to the source diffusion layer 303. Further, a chalcogenide layer 307 is formed on this interlayer dielectric film 305, on which layer bit lines 308 are formed. The bit lines 308 are covered with an interlayer dielectric film 309, on which word lines are formed including a word line 310 connected to the drain diffusion layer 304.

10

15

20

.25

The multivalue memory of Fig. 67 may alternatively be arranged by use of a diode SD in place of the select transistor QP as shown in Fig. 71. In particular, when letting the diode SD be a Schottky diode to be formed by using a semiconductor film, it is also possible to readily form a structure with this multivalue cell array stacked over others while using an electrically insulative dielectric substrate in the way as explained previously.

Fig. 72 shows an exemplary structure with the

multivalue cell array of Fig. 71 stacked over others, and Fig. 73 shows an equivalent circuit of such stacked structure. Cell arrays MAO, MA1 are stacked above a silicon substrate 400 covered with a dielectric film 401 while sharing bit lines (BL) 408. The lower cell array MAO has word lines (WLO) 402a formed on the dielectric film 401, more than one diode SD formed thereabove by a semiconductor film, and bit lines 408 formed thereover. Four bit lines

WO 03/085675

408 share the diode SD.

5

10

15

20

PCT/JP03/00155

The diode SD is formed of an n-type silicon layer 404a and a metal electrode 403a for forming a Schottky barrier. An n⁺-type layer 405a is formed at the surface of n-type silicon layer 404a; and further, an ohmic electrode 406a is formed. On this diode SD, a chalcogenide layer 407a is formed, and a plurality of bit lines (BL) 408 are formed on this chalcogenide layer 407a. The numerals of corresponding parts of the upper and lower cell arrays MAO, MAI are added "a", "b" for distinguishing over each other; thus, while a detailed explanation is eliminated herein, the upper cell array MAI is formed which is opposite in layer stacking order to the lower cell array MAO and which shares the bit lines.

With the employment of the stacked structure above, it is possible to achieve an extra-large capacity of memory.

25 It is also possible by developing the stacked structure of Fig. 72 to stack or multilayer a third cell array which shares the word lines 402b; furthermore, it is possible by

repeated use of similar stacked layers to obtain multilayer cell array stacked structures.

Fig. 74 is an example which simply further stacks the multivalue cell array of Fig. 71 without causing the bit lines or word lines to be shared between layers. Although the numerals at corresponding portions of the upper and lower cell arrays MAO, MA1 are added "a", "b" for distinguishing from each other, the both are isolated from each other by an interlayer dielectric film 410 and stacked in the same film stack order. With this multilayer structure also, it is possible to realize a large capacity of memory.

[Industrial Applicability]

5

10

It has been stated that according to this invention, the phase-change memory capable of achieving high performances and high densities is obtained.

CLAIMS

- 1. A phase-change memory device comprising:
- a substrate;

5

10

15

20

25

- a plurality of first parallel wiring lines formed above said substrate;
 - a plurality of second parallel wiring lines formed above said substrate to cross the first wiring lines while being electrically insulated therefrom; and
- a plurality of memory cells disposed at respective crossing points of said first wiring lines and said second wiring lines, each said memory cell having one end connected to said first wiring line and the other end connected to said second wiring line, wherein

said memory cell comprises:

a variable resistive element for storing as information a resistance value determined due to phase change between crystalline and amorphous states thereof; and

- a Schottky diode connected in series to said variable resistive element.
 - The phase-change memory device according to claim
 wherein

said Schottky diode is series-connected to said variable resistive element while having its polarity with said first wiring line side as an anode and with said second wiring line side as a cathode;

said first wiring lines and second wiring lines are potentially fixed in a way such that said Schottky diode of each said memory cell becomes reverse-biased when nonselected; and

said first wiring lines and second wiring lines are selectively pulse-driven during data reading or writing to cause said Schottky diode of said memory cell selected by these lines to become forward-biased.

- 3. A phase-change memory device comprising:
- a semiconductor substrate;

5

10

15

. 20

25

a plurality of semiconductor layers formed in said semiconductor substrate so that these are arrayed in a matrix form while being partitioned by an element isolation dielectric film;

diodes each formed at its corresponding semiconductor layer with a metal electrode as a terminal electrode, the metal electrode being formed at part of a surface of each said semiconductor layer;

a plurality of first wiring lines provided to commonly connect said diodes as arrayed in one direction of the matrix;

an interlayer dielectric film covering said first wiring lines;

metal plugs buried in space portions of said first wiring lines of said interlayer dielectric film and being in ohmic contact with each said semiconductor layer;

a chalcogenide layer being formed above said

interlayer dielectric film and having its bottom surface in contact with said metal plugs; and

a plurality of second wiring lines provided to cross said first wiring lines while being in contact with an upper surface of said chalcogenide layer.

5

10

15

20

25

4. The phase-change memory device according to claim 3, wherein

each said diode is a Schottky diode with said metal electrode as an anode electrode.

5. The phase-change memory device according to claim 3, wherein

said semiconductor layers are disposed at a pitch of 2F in the direction of said first wiring lines and also disposed at a pitch of 3F in the direction of said second wiring lines, where F is a minimal device-feature size; and

said first wiring lines and said metal plugs are alternately formed at a pitch of 3F in said second wiring line direction in such a way as to be connected to both end portions of each said semiconductor layer in said second wiring line direction.

6. A phase-change memory device comprising: an insulative substrate;

a plurality of first wiring lines formed in parallel with each other above said insulative substrate;

memory cells being formed over each said first wiring line so that one end is connected to each said first wiring line, each said memory cell having a stacked structure of a

variable resistive element and a diode, said variable resistive element storing as information a resistance value determined due to phase change between crystalline and amorphous states thereof; and

a plurality of second wiring lines formed over said memory cells to commonly connect together the other end portions of said memory cells arrayed in a direction crossing said first wiring lines.

7. The phase-change memory device according to claim 10 6, wherein

each said memory cell comprises:

5

20

a diode buried in an interlayer dielectric film formed above said first wiring lines so that an upper terminal surface becomes substantially the same in plane position as said interlayer dielectric film while letting a lower terminal surface be connected to a corresponding one of said first wiring lines; and

a chalcogenide layer formed above said interlayer dielectric film with said diode buried therein so that its bottom surface is connected to said upper terminal surface of said diode, said chalcogenide layer becoming said variable resistive element.

- 8. The phase-change memory device according to claim 6, wherein
- said diode is a Schottky diode with said first wiring line side as an anode terminal.
 - 9. A phase-change memory device comprising:

an insulative substrate; and

5

10

15

a plurality of memory cell arrays stacked over said insulative substrate, wherein

each said memory cell array comprises:

a plurality of first wiring lines extending in parallel with each other;

a plurality of memory cells being formed above each said first wiring line in such a manner that one end is connected to each said first wiring line and each comprising a stacked structure of a variable resistive element and a diode, said variable resistive element storing as information a resistance value determined due to phase change between crystalline and amorphous states thereof; and

a plurality of second wiring lines formed above said memory cells to commonly connect the other ends of said memory cells arrayed in a direction crossing said first wiring lines.

10. The phase-change memory device according to claim 20 9, wherein

at least one of said first wiring lines and second wiring lines is shared by two cell arrays adjacent in an up-down direction.

11. The phase-change memory device according to claim 25 9, wherein

a layer stack order of said variable resistive element and diode is identical between adjacent cell arrays in an

up-down direction.

WO 03/085675

5

10

15

20

25

12. The phase-change memory device according to claim 9, wherein

PCT/JP03/00155

a layer stack order of said variable resistive element and diode is inverse between adjacent cell arrays in an updown direction.

13. The phase-change memory device according to claim 6 or 9, wherein

said first and second wiring lines are formed with a line/space of 1F/1F, where F is a minimum feature size; and said memory cells are buried in respective crossing points of said first and second wiring lines.

14. The phase-change memory device according to claim 9, wherein

said diode of each said memory cell is a Schottky diode being series-connected to said variable resistive element and while having its polarity with said first wiring line side as an anode and with said second wiring line side as a cathode;

said first wiring lines and said second wiring lines are potentially fixed in such a way that said diode of each said memory cell becomes reverse-biased when nonselected; and

during data read or write, said first wiring lines and second wiring lines are selectively pulse-driven to cause said diode of said memory cell selected by these lines to become forward-biased.

15. The phase-change memory according to any one of claims 1, 3, 6 and 9, further comprising:

selector circuits for fixing said first wiring lines to a state lower in potential than said second wiring lines when nonselected and for selectively supplying positive and negative logic pulses to said first and second wiring lines respectively during data reading or writing.

16. The phase-change memory device according to claim 15, wherein

each said selector circuit comprises:

5

10

15

20

25

a first select transistor for transferring said positive logic pulse to said first wiring line;

a second select transistor for transferring said negative logic pulse to said second wiring line;

a first reset-use transistor for holding said first wiring line at a first potential level when nonselected; and

a second reset-use transistor for holding said second wiring line at a second potential level higher than the first potential level when nonselected.

- 17. The phase-change memory device according to claim 15, further comprising a sense amplifier circuit for comparing a current of said memory cell selected by said selector circuits to a reference value to thereby detect data.
- 18. The phase-change memory device according to claim 17, wherein

said sense amplifier circuit comprises at least one of:

a first current detection circuit for comparing to a reference value a current flowing in said first wiring line when said positive and negative logic pulses are given to said first and second wiring lines respectively and for performing level determination; and

5

10

15

20

25

a second current detection circuit for comparing to a reference value a current flowing in said second wiring line when said positive and negative logic pulses are given to said first and second wiring lines respectively and for performing level determination.

19. The phase-change memory device according to claim 17, wherein

said sense amplifier circuit comprises:

a dummy cell having its resistance value midway between a high resistance state and a low resistance state of said memory cells;

a first resistor interposed between said first wiring line and a first power supply line to which said positive logic pulse is given;

a second resistor interposed between said second wiring line and a second power supply line to which said negative logic pulse is given;

a third resistor interposed between one end of said dummy cell and said first power supply line;

a fourth resistor interposed between the other end of

said dummy cell and said second power supply line;

5

10

15

20

25

a first operational amplifier for comparison between an intermediate tap output voltage of said first resistor and a voltage at a connection node of said third resistor and said dummy cell; and

a second operational amplifier for comparison between an intermediate tap output voltage of said second resistor and a voltage at a connection node of said fourth resistor and said dummy cell.

20. The phase-change memory device according to claim 9, wherein

write and read of multiple-value information are performed by combination of a high resistance state and a low resistance state of the respective memory cells accessed simultaneously in said plurality of cell arrays.

21. The phase-change memory device according to claim 20, wherein

said plurality of cell arrays has a first cell array and a second cell array stacked over said first cell array, said first and second cell arrays sharing said first wiring lines; and

write and read of four-value information are performed by combination of said high resistance state and said low resistance state of two memory cells accessed simultaneously in said first and second cell arrays.

22. The phase-change memory device according to claim 21, further comprising a sense amplifier circuit for

detection of said four-value information, wherein said sense amplifier circuit comprises:

5

10

15

20

25

a first current detection circuit for comparing a current flowing in said second wiring line of said first cell array to a reference value and for performing level determination;

a second current detection circuit for comparing a current flowing in said first wiring line shared by said first and second cell arrays to a reference value and for performing level determination; and

a third current detection circuit for comparing a current flowing in said second wiring line of said second cell array to a reference value and for performing level determination.

23. The phase-change memory device according to claim 20, wherein

said plurality of cell arrays has a first cell array, a second cell array stacked over said first cell array, said first and second cell arrays sharing said first wiring lines, and a third cell array stacked over said second cell array, said second and third cell arrays sharing said second wiring lines; and

write and read of eight-value information are performed by combination of said high resistance state and said low resistance state of three memory cells accessed simultaneously in said first to three cell arrays.

24. The phase-change memory device according to claim

23, further comprising a sense amplifier circuit for detection of said eight-value information, wherein said sense amplifier circuit comprises:

5

10

15

25

a first current detection circuit for comparing a current flowing in said second wiring line of said first cell array to a reference value and for performing level determination;

a second current detection circuit for comparing a current flowing in said first wiring line shared by said first and second cell arrays to a reference value and for performing level determination;

a third current detection circuit for comparing a current flowing in said second wiring line shared by said second and third cell arrays to a reference value and for performing level determination; and

a fourth current detection circuit for comparing a current flowing in said first wiring line of said third cell array to a reference value and for performing level determination.

25. The phase-change memory device according to claim 24, wherein

said second current detection circuit comprises two current detection units for determining a difference in current value between a case of two selected memory cells of said first and second cell arrays being both in said low resistance state and a case of either one being in said low resistance state.

PCT/JP03/00155

26. The phase-change memory device according to claim 24, wherein

WO 03/085675

5

25

said third current detection circuit comprises two current detection units for determining a difference in current value between a case of two selected memory cells of said second and third cell arrays being both in said low resistance state and a case of either one being in said low resistance state.

- 27. The phase-change memory device according to claim
 15, further comprising a write circuit for supplying a
 positive logic pulse and a negative logic pulse to said
 first wiring line and said second wiring line respectively
 with respect to a memory cell as selected by said selection
 circuit, for writing said low resistance state due to
 complete overlap of pulse widths of said positive logic
 pulse and negative logic pulse, and for wiring said high
 resistance state due to partial overlap of pulse widths of
 said positive logic pulse and negative logic pulse.
- 28. The phase-change memory device according to claim 20 27, wherein

said write circuit has a pulse voltage booster circuit for selectively boosting either one of said positive logic pulse and said negative logic pulse at an overlap portion of pulse widths of said positive logic pulse and negative logic pulse when writing said high resistance state.

29. The phase-change memory device according to claim 20, further comprising a write circuit for writing, based

on write pulse width control, multi-value information into a plurality of simultaneously accessed memory cells of said plurality of cell arrays, said multi-value information being represented by combination of said high resistance state and said low resistance state within said plurality of simultaneously accessed memory cells.

30. The phase-change memory device according to claim 29, wherein

said write circuit comprises:

5

10

15

20

25

a pulse generation circuit for generating two types of pulses different in pulse width from each other; and

a logic gate circuit for determining in accordance with said multi-value information the time width of a write pulse being given between the simultaneously selected first and second wiring lines of a cell array by selection and combination of two types of pulses as output from said pulse generation circuit.

31. The phase-change memory device according to claim 29, wherein

said write circuit comprises:

a pulse generation circuit for generating two types of pulses with a constant pulse width and with a time difference therebetween; and

a logic gate circuit for determining in accordance with said multi-value information the time width of an overlap of said positive logic pulse and said negative logic pulse being given to the simultaneously selected

first and second wiring lines of a cell array respectively by selection and combination of said two types of pulses as output from said pulse generation circuit.

32. The phase-change memory device according to claim 5 30 or 31, wherein

said write circuit comprises a pulse voltage booster circuit for selectively boosting said positive logic pulse or said negative logic pulse being output from said logic gate circuit in accordance with said multi-value information to be written.

10

15

20

33. The phase-change memory device according to claim 9, wherein

in said plurality of cell arrays, a plurality of cell blocks are defined as three-dimensional cell assemblies, each cell blocks being surrounded by first virtual boundaries with a predetermined interval being in parallel to said first wiring lines and perpendicular to a cell array plane and second virtual boundaries with a prespecified interval being in parallel to said second wiring lines and perpendicular to said cell array plane; and

data access is performed in units of said cell blocks.

FIG. 1






FIG. 2




VR VR **VR** 23 23 FIG. 3A 25 24 23 11 12., SD 26 -10 26 26 SD SD



PCT/JP03/00155 WO 03/085675

FIG. 4











FIG. 6















FIG. 13



WL WL WL WL FIG. 14 **| | | |** VR VR VR VR -49 BL VR VR VR VR BL VR **V**,R **V**R VR -49 BL 42 42

FIG. 15A




FIG. 15B




FIG. 16




FIG. 17




FIG. 18

WO 03/085675





FIG. 19



PCT/JP03/00155

FIG. 20




FIG. 21






FIG. 22



PCT/JP03/00155

42b(WL) FIG. 23 43b 47b 44b n n 45b SD MA1 n+ ከተ 46b -VR 48b 49(BL) -VR 48a-46a n+ n+ SD n+ 45a MA0 n n 44a -47a -43a -41 42a(WL) 40 Si

WO 03/085675



42b(WL) FIG. 25 43b 48b--VR MA1 46b SD 44b 45b -49(BL) 45a SD 44a 46a-MA0 -VR 48a--43a -41 42a(WL) 40 Si

FIG. 26




FIG. 27




FIG. 28





FIG. 29



DSD BPS **₹**₩ 2 € Вр BS QNO E^A 50 图

16/48

OP2 0 P1 > 100 **P**0-DMC1 **BPS BPS** \$} ₹ 8} ≥ ⋛፳ BP0 BPI BS0 BS1 QN3 Leg 전환 20 NO-100 BL₀ BL1 SD, WL SD

FIG. 32

	0	1
OUT0	L	Н
OUT1	L	Н


FIG. 33

	00	01	10	11
OUT2		L	_	Н
OUT1	L	Н	Н	Н
OUT0			L.	Н

MA0 WL00 WL01 BL00

FIG. 36

	000	001	010	011	100	101	110	111
OUT3			L	L		Н	Н	Н
OUT2	L	L		Н	Н	Н		Н
OUT1	L	Н	Н		L	Н	Н	Н
OUT0			L	Н		Н	L	Н






FIG. 38

	000	001	010	011	100	101	110	111
OUT3	L	L	L	L	Н	H	Н	Η
OUT10	L.	Н	Н		L	Н	Ή	
OUT11			_	Н	-			Н
OUT0		Н	L			Н	L	

FIG. 39

	00	01	10	. 11
OUT10	L	Н	Н	Н
OUT11	<u></u>	L.	L	Н
OUT0		L	Н	

FIG. 40




FIG. 41

	0000	0001	0010	0011	0100	0101	0110	0111
OUT4	1	1	1		Γ	7		7
OUT3	7	7	ا	7	1	Н	Н	I
OUT2	1	J	Н	Н	Н	Н		I
OUT1	7	Н	J	Н]	Н	Н	I
ОПТО	j	l	7	Н	1	H	7	エ
	1000	1001	1010	1011	1100	1101	1110	1111
OUT4		l	Н	Н	Н	Н	Н	I
OUT3	Н	Н	Н	Н	l	Н	Н	Н
OUT2	Γ		Ή	Н	Н	Н	Н	Н
OUT1	-	Ξ	н	Н	7	3	Н	H
OUTO	1	1	لب	H		Н	7	Н


FIG. 42

OP10 **OP30** OP2 **OP11 OP31 OP4** w02--0q **p**2**b**1 QP2 QP5 DMC3 DMC1 DMC0 4 BPS WPS WPS R1 BPS WPS **BPS** BS0 BS1 BP2 BP0 WP0 BP1 QN3 QP1 QP6 ON1 BL2 WL0

FIG. 43

	0000	1000	0010	0011	0100	0101	0110	0111
OUT4	I	1	1			Ţ	7	
OUT30	7	Γ	Γ	7	H	Н	Н	Ξ
OUT31]	I				1		1
OUT10	7	Н	Н	1	7	Н	Н	
OUT11	l	7]	Н		1		工
OUT0	1	H	7	l]	工		l
	1000	1001	1010	1011	1100	1101	0110	1111
OUT4	Н	Ħ	Н	Н	1	I		1
OUT30	Н	Н	н	Н	I		!	1
OUT31	7		7	7	Н	Н	Н	Н
OUT10	7	Н	Н	1	J	Н	H	l
OUT11	l		1	Н	1	1	l	H
OUTO	1	Ι	Τ			Н	7	

FIG. 44



OP00 **OP11** OP01 -DMC w01-ZDSD b02w02. b01 FIG. 45 | WPS | w01 w02 | bo1 bo2 l BPS 8 ВР BP QNO QP1 50 四

FIG. 46





FIG. 47






FIG. 49





FIG. 50







FIG. 52






FIG. 54




FIG. 56





FIG. 57







FIG. 59









FIG. 61








PCT/JP03/00155

FIG. 64



WP1n (→WL0) BP0n (→BL0) WP1n (→WL1) BP1n (→BL1) BP2n (→BL2) -250 NP-BOOST PP-B00ST PP-BOOST NP-BOOST 250a 250b 250b 250a 217 212 211 200b 210 FIG. 65 206 205 204 208 207 215 209 logic0 logic3 logic2 logic1 200 delay 202 200a PG 201

FIG. 66




FIG. 67




FIG. 68




FIG. 69




FIG. 70




FIG. 71




FIG. 72






FIG. 73





(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 16 October 2003 (16.10.2003)

PCT

(10) International Publication Number WO 2003/085675 A3

(51) International Patent Classification⁷:

G11C 11/34

(21) International Application Number:

PCT/JP2003/000155

(22) International Filing Date: 10 January 2003 (10.01.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 2002-102640

4 April 2002 (04.04.2002) Л

- (71) Applicant (for all designated States except US): KABUSHIKI KAISHA TOSHIBA [JP/JP]; 1-1, Shibaura 1-chome, Minato-ku, Tokyo 105-8001 (JP).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): TODA, Haruki [JP/JP]; 105, 111-1, Nishitakenomaru, Naka-ku, Yoko-hama-shi, Kanagawa 231-0852 (JP).
- (74) Agent: ITAMI, Masaru; 301, Daini-Seikoh Bldg., 2-11, Kudan-kita 4-chome, Chiyoda-ku, Tokyo 102-0073 (JP).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report

(88) Date of publication of the international search report: 22 April 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE-CHANGE MEMORY DEVICE



(57) Abstract: A phase-change memory device has a plurality of first wiring lines WL extending in parallel to each other, a plurality of second wiring lines BL which are disposed to cross the first wiring lines WL while being separated or isolated therefrom, and memory cells MC which are disposed at respective cross points of the first wiring lines WL and the second wiring lines BL and each of which has one end connected to a first wiring line WL and the other end connected to a second wiring line BL. The memory cell MC has a variable resistive element VR which stores as information a resistance value determined due to phase change between crystalline and amorphous states thereof, and a Schottky diode SD which is connected in series to the variable resistive element VR.





A. CLASSI IPC 7	FICATION OF SUBJECT MATTER G11C11/34						
		•	•				
According to	International Patent Classification (IPC) or to both national classific	ation and IPC	· · · · · · · · · · · · · · · · · · ·				
B. FIELDS	SEARCHED						
Minimum do I PC 7	cumentation searched (classification system followed by classificat ${\sf G11C}$	ion symbols)					
IPC /	GLIO						
Documentat	ion searched other than minimum documentation to the extent that s	such documents are included in the fields sea	rched				
Documentat			•				
Electronic da	ata base consulted during the international search (name of data ba	se and, where practical, search terms used)	· · · · · · · · · · · · · · · · · · ·				
	ternal, PAJ		•				
			ı				
			i				
C. DOCUME	NTS CONSIDERED TO BE RELEVANT						
,	Citation of document, with indication, where appropriate, of the re-	levant passages	Relevant to claim No.				
			··· <u></u>				
X	US 4 795 657 A (YANIV ZVI ET AL	.)	1,3,6				
Α	3 January 1989 (1989-01-03) column 4, line 42 - column 6, li	ne 56	2,4,5,7,				
i i		·	8				
	column 9, line 6 - column 10, line 32						
X	EP 0 495 494 A (ENERGY CONVERSION	N DEVICES	1,3,6				
۸	INC) 22 July 1992 (1992-07-22) page 7, line 21 - page 7, line 5	2	2,4,5,7,				
Α		1	8				
	page 8, line 38 - page 8, line 4	.1					
Α	EP 0 065 916 A (FAIRCHILD CAMERA	INSTR CO)	2,4				
	1 December 1982 (1982-12-01)						
	the whole document	-					
Furth	er documents are listed in the continuation of box C.	X Patent family members are listed in	annex.				
° Special ca	egories of cited documents :	"T" later document published after the internor priority date and not in conflict with the	national filing date				
"A" docume	nt defining the general state of the art which is not ered to be of particular relevance	or priority date and not in conflict with the cited to understand the principle or the invention	ne application but ory underlying the				
"E" earlier d	ocument but published on or after the international	"X" document of particular relevance; the cla cannot be considered novel or cannot be	aimed invention				
filing d	nt which may throw doubts on priority claim(s) or s cited to establish the publication date of another	involve an inventive step when the doc "Y" document of particular relevance; the cla	ument is taken alone				
citation	or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an involve document is combined with one or more	entive step when the				
other n	neans nt published prior to the international filing date but	ments, such combination being obvious in the art.	s to a person skilled				
later th	an the priority date claimed	"&" document member of the same patent fa					
Date of the	actual completion of the international search	Date of mailing of the international sear					
7	October 2003	2 3. 01. 200	}4 				
Name and n	nailing address of the ISA	Authorized officer					
	European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,	Dogganyo					
	Fax: (+31-70) 340-3016	Degraeve, L					



ernational application No. PCT/JP 03/00155

Box I	Observations where certain claims were found unsearchable (Continu	uation of item 1 of first sheet)
This Inte	ternational Search Report has not been established in respect of certain claims under A	Article 17(2)(a) for the following reasons:
1.	Claims Nos.: because they relate to subject matter not required to be searched by this Authority, r	namely:
2.	Claims Nos.: because they relate to parts of the International Application that do not comply with the an extent that no meaningful International Search can be carried out, specifically:	he prescribed requirements to such
з. 🔲	Claims Nos.: because they are dependent claims and are not drafted in accordance with the second	nd and third sentences of Rule 6.4(a).
Box II	Observations where unity of invention is lacking (Continuation of item	1 2 of first sheet)
This Inte	ternational Searching Authority found multiple inventions in this international application	n, as follows:
	see additional sheet	
1.	As all required additional search fees were timely paid by the applicant, this Internation searchable claims.	onal Search Report covers all
2.	As all searchable claims could be searched without effort justifying an additional fee, of any additional fee.	this Authority did not invite payment
з	As only some of the required additional search fees were timely paid by the applican covers only those claims for which fees were paid, specifically claims Nos.:	t, this International Search Report
4. X	No required additional search fees were timely paid by the applicant. Consequently, restricted to the invention first mentioned in the claims; it is covered by claims Nos.: 1-8	this International Search Report is
Remark	The additional search fees were No protest accompanied the pay	e accompanied by the applicant's protest. yment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-8

Integration of phase change memory cells

2. claims: 9-14

Integration of multiple phase change memories

3. claims: 15-33

Sensing, programming of multistate phase change memory cells

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internal Application No
PCT/JP 03/00155

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 4795657	Α	03-01-1989	EP JP	0158363 A2 60260148 A	16-10-1985 23-12-1985
EP 0495494	A	22-07-1992	UST CON DEP JP KXX USSUSSUSSUSSUSSUSSUSSUSSUSSUSSUSSUSSUSS	5166758 A 139862 T 2059476 C 1064366 A ,B 69211719 D1 0495494 A1 3224253 B2 5021740 A 196489 B1 9200210 A1 2130217 C1 5406509 A 5534711 A 5536947 A 5596522 A 5534712 A 5296716 A 5335219 A 5414271 A 5341328 A	24-11-1992 15-07-1996 27-06-1995 09-09-1992 01-08-1996 22-07-1992 29-10-2001 29-01-1993 15-06-1999 01-08-1992 10-05-1999 11-04-1995 09-07-1996 21-01-1997 09-07-1996 22-03-1994 02-08-1994 09-05-1995 23-08-1994
EP 0065916	 А	01-12-1982	CA DE EP JP	1197929 A1 3279114 D1 0065916 A2 57194569 A	10-12-1985 17-11-1988 01-12-1982 30-11-1982

PATENT COOPERATION TREATY

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44) .

Applicant's or agent's file ref	erence FOR FUR	THER see Notification	of Transmittal of International Search Report
02F210	ACTION	(Form PCT/ISA/	/220) as well as, where applicable, item 5 below.
International application No.	International filing	date (day/month/year)	(Earliest) Priority Date (day/month/year)
PCT/JP 03/00155	10	/01/2003	04/04/2002
Applicant			
KABUSHIKI KAISHA	TOSHIBA		
This International Search Raccording to Article 18. A co	leport has been prepared by this Iropy is being transmitted to the Inte	nternational Searching Autl rnational Bureau.	hority and is transmitted to the applicant
	eport consists of a total of <u>5</u> companied by a copy of each prior	· - · ·	report.
1. Basis of the report		 	•
 a. With regard to the language in which it 	anguage, the international search t was filed, unless otherwise indica	was carried out on the bas ted under this item.	sis of the international application in the
the internate Authority (F	ional search was carried out on the lule 23.1(b)).	basis of a translation of th	ne international application furnished to this
b. With regard to any r was carried out on t	nucleotide and/or amino acid see	quence disclosed in the int	ternational application, the international search
	the international application in wr	itten form.	
filed togethe	er with the international application	in computer readable form	1 .
furnished su	bsequently to this Authority in writ	ten form.	
furnished su	ibsequently to this Authority in con	nputer readble form.	
the stateme internationa	nt that the subsequently furnished I application as filed has been furn	written sequence listing do ished.	pes not go beyond the disclosure in the
the stateme furnished	nt that the information recorded in	computer readable form is	identical to the written sequence listing has been
2. Certain clai	ms were found unsearchable (S	ee Box I).	·
3. Unity of inv	ention is lacking (see Box II).		
4. With regard to the title,			
X the text is ap	pproved as submitted by the applic	ant.	•
	been established by this Authority		
•			
5. With regard to the abstra	act,		
the text has b	proved as submitted by the application proved as submitted by the application of the control of	e 38.2(b), by this Authority	as it appears in Box III. The applicant may, rt, submit comments to this Authority.
6. The figure of the drawing	gs to be published with the abstrac	t is Figure No.	· 1
X as suggested	d by the applicant.		None of the figures.
because the	applicant failed to suggest a figure	•	•
because this	figure better characterizes the inve	ention.	·

INTERNATIONAL SEARCH REPORT

International application No. PCT/JP 03/00155

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)
This International Searching Authority found multiple inventions in this international application, as follows:
see additional sheet
1. As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.: 1-8
Remark on Protest The additional search fees were accompanied by the applicant's protest. No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-8

Integration of phase change memory cells

2. claims: 9-14

Integration of multiple phase change memories

3. claims: 15-33

Sensing, programming of multistate phase change memory cells

International Application No PCT/JP 03/00155

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G11C11/34

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 G11C.

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
US 4 795 657 A (YANIV ZVI ET AL) 3 January 1989 (1989-01-03)	1,3,6
column 4, line 42 - column 6, line 56	2,4,5,7,
column 9, line 6 - column 10, line 32	
EP 0 495 494 A (ENERGY CONVERSION DEVICES INC) 22 July 1992 (1992-07-22)	1,3,6
page 7, line 21 - page 7, line 52	2,4,5,7,
page 8, line 38 - page 8, line 41	
EP 0 065 916 A (FAIRCHILD CAMERA INSTR CO) 1 December 1982 (1982-12-01) the whole document	2,4
	US 4 795 657 A (YANIV ZVI ET AL) 3 January 1989 (1989-01-03) column 4, line 42 - column 6, line 56 column 9, line 6 - column 10, line 32 EP 0 495 494 A (ENERGY CONVERSION DEVICES INC) 22 July 1992 (1992-07-22) page 7, line 21 - page 7, line 52 page 8, line 38 - page 8, line 41 EP 0 065 916 A (FAIRCHILD CAMERA INSTR CO) 1 December 1982 (1982-12-01)

•	
Further documents are listed in the continuation of box C.	X Patent family members are listed in annex.
 Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed 	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search 7 October 2003	Date of mailing of the international search report 2 3. 01. 2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Degraeve, L

mternational Application No PCT/JP 03/00155

Information on patent family members

Patent document cited in search report US 4795657 A EP 0495494 A	Publication date 03-01-1989	EP	Patent family member(s)	Publication date
	03-01-1989		0150262 40	
EP 0495494 A		JP	0158363 A2 60260148 A	16-10-1985 23-12-1985
	22-07-1992	US ACN CN EP JP KX RU US US US US US US US US US US US US US	5166758 A 139862 T 2059476 C 1064366 A ,B 69211719 D1 0495494 A1 3224253 B2 5021740 A 196489 B1 9200210 A1 2130217 C1 5406509 A 5534711 A 5536947 A 5596522 A 5534712 A 5296716 A 5335219 A 5414271 A 5341328 A	24-11-1992 15-07-1996 27-06-1995 09-09-1992 01-08-1996 22-07-1992 29-10-2001 29-01-1993 15-06-1999 01-08-1992 10-05-1999 11-04-1995 09-07-1996 21-01-1997 09-07-1996 22-03-1994 02-08-1994 09-05-1995 23-08-1994
EP 0065916 A	01-12-1982	CA DE EP JP	1197929 A1 3279114 D1 0065916 A2 57194569 A	10-12-1985 17-11-1988 01-12-1982 30-11-1982